| /kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/nvkm/engine/disp/ |
| D | sorgp100.c | 91 return nvkm_ior_new_(&gp100_sor_hda, disp, SOR, id); in gp100_sor_new()
92 return nvkm_ior_new_(&gp100_sor, disp, SOR, id); in gp100_sor_new()
|
| D | outp.c | 67 case DCB_OUTPUT_TMDS : *type = SOR; return TMDS; in nvkm_outp_xlat()
68 case DCB_OUTPUT_LVDS : *type = SOR; return LVDS; in nvkm_outp_xlat()
69 case DCB_OUTPUT_DP : *type = SOR; return DP; in nvkm_outp_xlat()
162 ior = nvkm_ior_find(outp->disp, SOR, ffs(outp->info.or) - 1); in nvkm_outp_acquire()
247 link = (ior->type == SOR) ? outp->info.sorconf.link : 0; in nvkm_outp_init_route()
|
| D | sortu102.c | 127 return nvkm_ior_new_(&tu102_sor_hda, disp, SOR, id); in tu102_sor_new()
128 return nvkm_ior_new_(&tu102_sor, disp, SOR, id); in tu102_sor_new()
|
| D | sorgv100.c | 145 return nvkm_ior_new_(&gv100_sor_hda, disp, SOR, id); in gv100_sor_new()
146 return nvkm_ior_new_(&gv100_sor, disp, SOR, id); in gv100_sor_new()
|
| D | sorg84.c | 37 return nvkm_ior_new_(&g84_sor, disp, SOR, id); in g84_sor_new()
|
| D | sorgm200.c | 158 return nvkm_ior_new_(&gm200_sor_hda, disp, SOR, id); in gm200_sor_new()
159 return nvkm_ior_new_(&gm200_sor, disp, SOR, id); in gm200_sor_new()
|
| D | sormcp77.c | 47 return nvkm_ior_new_(&mcp77_sor, disp, SOR, id); in mcp77_sor_new()
|
| D | sormcp89.c | 52 return nvkm_ior_new_(&mcp89_sor, disp, SOR, id); in mcp89_sor_new()
|
| D | sorgk104.c | 53 return nvkm_ior_new_(&gk104_sor, disp, SOR, id); in gk104_sor_new()
|
| D | sorgt215.c | 68 return nvkm_ior_new_(>215_sor, disp, SOR, id); in gt215_sor_new()
|
| D | sorgm107.c | 67 return nvkm_ior_new_(&gm107_sor, disp, SOR, id); in gm107_sor_new()
|
| D | ior.c | 29 [SOR] = "SOR",
|
| D | sornv50.c | 97 return nvkm_ior_new_(&nv50_sor, disp, SOR, id); in nv50_sor_new()
|
| D | sorg94.c | 148 if (ior->type != SOR) in g94_sor_war_update_sppll1()
282 return nvkm_ior_new_(&g94_sor, disp, SOR, id); in g94_sor_new()
|
| D | nv50.c | 219 if (ior->type == SOR) { in nv50_disp_super_ied_on()
452 if (ior->type == SOR && ior->asy.proto == LVDS) { in nv50_disp_super_2_2()
468 if (ior->type == SOR && ior->asy.proto == DP) in nv50_disp_super_2_2()
|
| D | ior.h | 12 SOR, enumerator
|
| D | sorgf119.c | 187 return nvkm_ior_new_(&gf119_sor, disp, SOR, id); in gf119_sor_new()
|
| D | base.c | 409 ior = nvkm_ior_find(disp, SOR, ffs(outp->info.or) - 1); in nvkm_disp_oneinit()
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/display/tegra/ |
| D | nvidia,tegra20-host1x.txt | 74 SOR partition.
280 - sor: clock input for the SOR hardware
281 - out: SOR output clock
283 - dp: reference clock for the SOR clock
284 - safe: safe reference for the SOR clock during power up
287 - pad: SOR pad output clock (on Tegra186 and later)
290 - source: source clock for the SOR clock (obsolete, use "out" instead)
298 - nvidia,interface: index of the SOR interface
306 of the SOR, identified by the cell's index, is mapped via the crossbar to
|
| /kernel/linux/linux-5.10/Documentation/gpu/ |
| D | tegra.rst | 80 controllers can drive both DSI outputs and both SOR outputs, the third cannot
117 by the versatile SOR output, which supports eDP, DP and HDMI. The SOR is able
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/dispnv50/ |
| D | crcc37d.c | 52 crc_args |= NVDEF(NVC37D, HEAD_SET_CRC_CONTROL, PRIMARY_CRC, SOR(or)); in crcc37d_set_src()
|
| D | crc907d.c | 41 crc_args |= NVDEF(NV907D, HEAD_SET_CRC_CONTROL, PRIMARY_OUTPUT, SOR(or)); in crc907d_set_src()
|