Home
last modified time | relevance | path

Searched refs:VCE_UENC_REG_CLOCK_GATING (Results 1 – 5 of 5) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/radeon/
Dvce_v2_0.c51 tmp = RREG32(VCE_UENC_REG_CLOCK_GATING); in vce_v2_0_set_sw_cg()
53 WREG32(VCE_UENC_REG_CLOCK_GATING, tmp); in vce_v2_0_set_sw_cg()
67 tmp = RREG32(VCE_UENC_REG_CLOCK_GATING); in vce_v2_0_set_sw_cg()
69 WREG32(VCE_UENC_REG_CLOCK_GATING, tmp); in vce_v2_0_set_sw_cg()
93 orig = tmp = RREG32(VCE_UENC_REG_CLOCK_GATING); in vce_v2_0_set_dyn_cg()
96 WREG32(VCE_UENC_REG_CLOCK_GATING, tmp); in vce_v2_0_set_dyn_cg()
164 WREG32_P(VCE_UENC_REG_CLOCK_GATING, 0x3F, ~0x3F); in vce_v2_0_resume()
Dvce_v1_0.c116 tmp = RREG32(VCE_UENC_REG_CLOCK_GATING); in vce_v1_0_enable_mgcg()
118 WREG32(VCE_UENC_REG_CLOCK_GATING, tmp); in vce_v1_0_enable_mgcg()
129 tmp = RREG32(VCE_UENC_REG_CLOCK_GATING); in vce_v1_0_enable_mgcg()
131 WREG32(VCE_UENC_REG_CLOCK_GATING, tmp); in vce_v1_0_enable_mgcg()
152 tmp = RREG32(VCE_UENC_REG_CLOCK_GATING); in vce_v1_0_init_cg()
154 WREG32(VCE_UENC_REG_CLOCK_GATING, tmp); in vce_v1_0_init_cg()
224 WREG32_P(VCE_UENC_REG_CLOCK_GATING, 0x3F, ~0x3F); in vce_v1_0_resume()
Dsid.h1907 #define VCE_UENC_REG_CLOCK_GATING 0x205c0 macro
Dcikd.h2132 #define VCE_UENC_REG_CLOCK_GATING 0x207c0 macro
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/
Dsid.h1969 #define VCE_UENC_REG_CLOCK_GATING 0x205c0 macro