Searched refs:ctrl_bit (Results 1 – 3 of 3) sorted by relevance
| /kernel/linux/linux-5.10/drivers/net/ethernet/hisilicon/hns3/hns3pf/ |
| D | hclge_mdio.c | 32 u8 ctrl_bit; member
62 hnae3_set_bit(mdio_cmd->ctrl_bit, HCLGE_MDIO_CTRL_START_B, 1); in hclge_mdio_write()
63 hnae3_set_field(mdio_cmd->ctrl_bit, HCLGE_MDIO_CTRL_ST_M, in hclge_mdio_write()
65 hnae3_set_field(mdio_cmd->ctrl_bit, HCLGE_MDIO_CTRL_OP_M, in hclge_mdio_write()
100 hnae3_set_bit(mdio_cmd->ctrl_bit, HCLGE_MDIO_CTRL_START_B, 1); in hclge_mdio_read()
101 hnae3_set_field(mdio_cmd->ctrl_bit, HCLGE_MDIO_CTRL_ST_M, in hclge_mdio_read()
103 hnae3_set_field(mdio_cmd->ctrl_bit, HCLGE_MDIO_CTRL_OP_M, in hclge_mdio_read()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/omapdrm/dss/ |
| D | dss.c | 476 u8 ctrl_bit = ctrl_bits[channel]; in dss_lcd_clk_mux_dra7() local
481 REG_FLD_MOD(dss, DSS_CONTROL, 0, ctrl_bit, ctrl_bit); in dss_lcd_clk_mux_dra7()
489 REG_FLD_MOD(dss, DSS_CONTROL, 1, ctrl_bit, ctrl_bit); in dss_lcd_clk_mux_dra7()
509 u8 ctrl_bit = ctrl_bits[channel]; in dss_lcd_clk_mux_omap5() local
513 REG_FLD_MOD(dss, DSS_CONTROL, 0, ctrl_bit, ctrl_bit); in dss_lcd_clk_mux_omap5()
520 REG_FLD_MOD(dss, DSS_CONTROL, 1, ctrl_bit, ctrl_bit); in dss_lcd_clk_mux_omap5()
538 u8 ctrl_bit = ctrl_bits[channel]; in dss_lcd_clk_mux_omap4() local
542 REG_FLD_MOD(dss, DSS_CONTROL, 0, ctrl_bit, ctrl_bit); in dss_lcd_clk_mux_omap4()
549 REG_FLD_MOD(dss, DSS_CONTROL, 1, ctrl_bit, ctrl_bit); in dss_lcd_clk_mux_omap4()
|
| /kernel/linux/linux-5.10/drivers/net/ethernet/netronome/nfp/nfpcore/ |
| D | nfp_nsp_eth.c | 464 unsigned int val, const u64 ctrl_bit) in nfp_eth_set_bit_config() argument
488 entries[idx].control |= cpu_to_le64(ctrl_bit); in nfp_eth_set_bit_config()
495 #define NFP_ETH_SET_BIT_CONFIG(nsp, raw_idx, mask, val, ctrl_bit) \ argument
499 val, ctrl_bit); \
|