Home
last modified time | relevance | path

Searched refs:mem_clock (Results 1 – 17 of 17) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
Dvega10_hwmgr.c1808 uint32_t mem_clock, uint8_t *current_mem_vid, in vega10_populate_single_memory_level() argument
1831 mem_clock = mem_clock > mem_max_clock ? mem_max_clock : mem_clock; in vega10_populate_single_memory_level()
1834 if (dep_on_mclk->entries[i].clk == mem_clock) in vega10_populate_single_memory_level()
1843 hwmgr, COMPUTE_GPUCLK_INPUT_FLAG_UCLK, mem_clock, &dividers), in vega10_populate_single_memory_level()
2656 data->vbios_boot_state.mem_clock = boot_up_values.ulUClk; in vega10_init_smc_table()
3166 performance_level->mem_clock = mclk_dep_table->entries in vega10_get_pp_table_entry_callback_func()
3192 performance_level->mem_clock = mclk_dep_table->entries in vega10_get_pp_table_entry_callback_func()
3267 if (vega10_ps->performance_levels[i].mem_clock > in vega10_apply_state_adjust_rules()
3269 vega10_ps->performance_levels[i].mem_clock = in vega10_apply_state_adjust_rules()
3330 mclk = vega10_ps->performance_levels[0].mem_clock; in vega10_apply_state_adjust_rules()
[all …]
Dvega10_hwmgr.h87 uint32_t mem_clock; member
188 uint32_t mem_clock; member
Dvega20_hwmgr.h104 uint32_t mem_clock; member
219 uint32_t mem_clock; member
Dvega12_hwmgr.h167 uint32_t mem_clock; member
Dvega12_hwmgr.c679 dpm_table->dpm_levels[0].value = data->vbios_boot_state.mem_clock / 100; in vega12_setup_default_dpm_tables()
828 data->vbios_boot_state.mem_clock = boot_up_values.ulUClk; in vega12_init_smc_table()
Dvega20_hwmgr.c619 dpm_table->dpm_levels[0].value = data->vbios_boot_state.mem_clock / 100; in vega20_setup_memclk_dpm_table()
800 data->vbios_boot_state.mem_clock = boot_up_values.ulUClk; in vega20_init_smc_table()
1614 max_sustainable_clocks->uclock = data->vbios_boot_state.mem_clock / 100; in vega20_init_max_sustainable_clocks()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/pm/powerplay/smumgr/
Dfiji_smumgr.c1107 static uint8_t fiji_get_mclk_frequency_ratio(uint32_t mem_clock) in fiji_get_mclk_frequency_ratio() argument
1109 if (mem_clock <= 10000) in fiji_get_mclk_frequency_ratio()
1111 if (mem_clock <= 15000) in fiji_get_mclk_frequency_ratio()
1113 if (mem_clock <= 20000) in fiji_get_mclk_frequency_ratio()
1115 if (mem_clock <= 25000) in fiji_get_mclk_frequency_ratio()
1117 if (mem_clock <= 30000) in fiji_get_mclk_frequency_ratio()
1119 if (mem_clock <= 35000) in fiji_get_mclk_frequency_ratio()
1121 if (mem_clock <= 40000) in fiji_get_mclk_frequency_ratio()
1123 if (mem_clock <= 45000) in fiji_get_mclk_frequency_ratio()
1125 if (mem_clock <= 50000) in fiji_get_mclk_frequency_ratio()
[all …]
Dvegam_smumgr.c1246 int32_t eng_clock, int32_t mem_clock, in vegam_populate_memory_timing_parameters() argument
1258 eng_clock, mem_clock); in vegam_populate_memory_timing_parameters()
Dpolaris10_smumgr.c1338 int32_t eng_clock, int32_t mem_clock, in polaris10_populate_memory_timing_parameters() argument
1347 eng_clock, mem_clock); in polaris10_populate_memory_timing_parameters()
/kernel/linux/linux-5.10/drivers/staging/sm750fb/
Dddk750_chip.h70 unsigned short mem_clock; member
Dddk750_chip.c243 set_memory_clock(MHz(p_init_param->mem_clock)); in ddk750_init_hw()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/
Damdgpu_atombios.h169 u32 eng_clock, u32 mem_clock);
Damdgpu_atombios.c1138 u32 eng_clock, u32 mem_clock) in amdgpu_atombios_set_engine_dram_timings() argument
1150 if (mem_clock) in amdgpu_atombios_set_engine_dram_timings()
1151 args.sReserved.ulClock = cpu_to_le32(mem_clock & SET_CLOCK_FREQ_MASK); in amdgpu_atombios_set_engine_dram_timings()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdkfd/
Dkfd_topology.c921 u16 mem_width, mem_clock; in find_system_memory() local
928 mem_clock = (u16)(*(const u16 *)(dmi_data + 0x11)); in find_system_memory()
932 if (mem_clock != 0) in find_system_memory()
933 mem->mem_clk_max = mem_clock; in find_system_memory()
/kernel/linux/linux-5.10/drivers/gpu/drm/radeon/
Dradeon_atombios.c3045 uint32_t mem_clock) in radeon_atom_set_memory_clock() argument
3053 args.ulTargetMemoryClock = cpu_to_le32(mem_clock); /* 10 khz */ in radeon_atom_set_memory_clock()
3059 u32 eng_clock, u32 mem_clock) in radeon_atom_set_engine_dram_timings() argument
3071 if (mem_clock) in radeon_atom_set_engine_dram_timings()
3072 args.sReserved.ulClock = cpu_to_le32(mem_clock & SET_CLOCK_FREQ_MASK); in radeon_atom_set_engine_dram_timings()
3078 u32 mem_clock) in radeon_atom_update_memory_dll() argument
3083 args = cpu_to_le32(mem_clock); /* 10 khz */ in radeon_atom_update_memory_dll()
3089 u32 mem_clock) in radeon_atom_set_ac_timing() argument
3093 u32 tmp = mem_clock | (COMPUTE_MEMORY_PLL_PARAM << 24); in radeon_atom_set_ac_timing()
Dradeon.h308 u32 eng_clock, u32 mem_clock);
342 u32 mem_clock);
344 u32 mem_clock);
1962 void (*set_memory_clock)(struct radeon_device *rdev, uint32_t mem_clock);
Dradeon_asic.h42 void radeon_atom_set_memory_clock(struct radeon_device *rdev, uint32_t mem_clock);