Home
last modified time | relevance | path

Searched refs:mfdcr (Results 1 – 10 of 10) sorted by relevance

/kernel/linux/linux-5.10/arch/powerpc/platforms/44x/
Dfsp2.c72 pr_err("GESR0: 0x%08x\n", mfdcr(base + PLB4OPB_GESR0)); in show_plbopb_regs()
73 pr_err("GESR1: 0x%08x\n", mfdcr(base + PLB4OPB_GESR1)); in show_plbopb_regs()
74 pr_err("GESR2: 0x%08x\n", mfdcr(base + PLB4OPB_GESR2)); in show_plbopb_regs()
75 pr_err("GEARU: 0x%08x\n", mfdcr(base + PLB4OPB_GEARU)); in show_plbopb_regs()
76 pr_err("GEAR: 0x%08x\n", mfdcr(base + PLB4OPB_GEAR)); in show_plbopb_regs()
86 pr_err("BC_SHD: 0x%08x\n", mfdcr(DCRN_PLB6_SHD)); in bus_err_handler()
87 pr_err("BC_ERR: 0x%08x\n", mfdcr(DCRN_PLB6_ERR)); in bus_err_handler()
90 pr_err("ESR: 0x%08x\n", mfdcr(DCRN_PLB6PLB4_ESR)); in bus_err_handler()
91 pr_err("EARH: 0x%08x\n", mfdcr(DCRN_PLB6PLB4_EARH)); in bus_err_handler()
92 pr_err("EARL: 0x%08x\n", mfdcr(DCRN_PLB6PLB4_EARL)); in bus_err_handler()
[all …]
Dfsp2.h256 data = mfdcr(DCRN_CMU_DATA); \
268 data = mfdcr(DCRN_L2CDCRDI); \
/kernel/linux/linux-5.10/arch/powerpc/platforms/4xx/
Dsoc.c36 while (!(mfdcr(dcrbase_l2c + DCRN_L2C0_SR) & L2C_SR_CC)) in l2c_diag()
39 return mfdcr(dcrbase_l2c + DCRN_L2C0_DATA); in l2c_diag()
44 u32 sr = mfdcr(dcrbase_l2c + DCRN_L2C0_SR); in l2c_error_handler()
126 mfdcr(dcrbase_isram + DCRN_SRAM0_DPC) & ~SRAM_DPC_ENABLE); in ppc4xx_l2c_probe()
128 mfdcr(dcrbase_isram + DCRN_SRAM0_SB0CR) & ~SRAM_SBCR_BU_MASK); in ppc4xx_l2c_probe()
130 mfdcr(dcrbase_isram + DCRN_SRAM0_SB1CR) & ~SRAM_SBCR_BU_MASK); in ppc4xx_l2c_probe()
132 mfdcr(dcrbase_isram + DCRN_SRAM0_SB2CR) & ~SRAM_SBCR_BU_MASK); in ppc4xx_l2c_probe()
134 mfdcr(dcrbase_isram + DCRN_SRAM0_SB3CR) & ~SRAM_SBCR_BU_MASK); in ppc4xx_l2c_probe()
137 r = mfdcr(dcrbase_l2c + DCRN_L2C0_CFG) & in ppc4xx_l2c_probe()
146 while (!(mfdcr(dcrbase_l2c + DCRN_L2C0_SR) & L2C_SR_CC)) in ppc4xx_l2c_probe()
[all …]
Duic.c62 er = mfdcr(uic->dcrbase + UIC_ER); in uic_unmask_irq()
76 er = mfdcr(uic->dcrbase + UIC_ER); in uic_mask_irq()
102 er = mfdcr(uic->dcrbase + UIC_ER); in uic_mask_ack_irq()
150 tr = mfdcr(uic->dcrbase + UIC_TR); in uic_set_irq_type()
151 pr = mfdcr(uic->dcrbase + UIC_PR); in uic_set_irq_type()
210 msr = mfdcr(uic->dcrbase + UIC_MSR); in uic_irq_cascade()
327 msr = mfdcr(primary_uic->dcrbase + UIC_MSR); in uic_get_irq()
/kernel/linux/linux-5.10/arch/powerpc/boot/
D4xx.c106 banktop = ibm440spe_decode_bas(mfdcr(DCRN_MQ0_B0BAS)); in ibm440spe_fixup_memsize()
109 banktop = ibm440spe_decode_bas(mfdcr(DCRN_MQ0_B1BAS)); in ibm440spe_fixup_memsize()
112 banktop = ibm440spe_decode_bas(mfdcr(DCRN_MQ0_B2BAS)); in ibm440spe_fixup_memsize()
115 banktop = ibm440spe_decode_bas(mfdcr(DCRN_MQ0_B3BAS)); in ibm440spe_fixup_memsize()
297 while (mfdcr(DCRN_MAL0_CFG) & MAL_RESET) in ibm4xx_quiesce_eth()
313 bxcr = mfdcr(DCRN_EBC0_CFGDATA); in ibm4xx_fixup_ebc_ranges()
333 u32 sys0 = mfdcr(DCRN_CPC0_SYS0); in ibm440gp_fixup_clocks()
334 u32 cr0 = mfdcr(DCRN_CPC0_CR0); in ibm440gp_fixup_clocks()
550 u32 pllmr = mfdcr(DCRN_CPC0_PLLMR); in ibm405gp_fixup_clocks()
551 u32 cpc0_cr0 = mfdcr(DCRN_405_CPC0_CR0); in ibm405gp_fixup_clocks()
[all …]
Ddcr.h5 #define mfdcr(rn) \ macro
30 mfdcr(DCRN_SDRAM0_CFGDATA); })
183 mfdcr(DCRN_SDR0_CONFIG_DATA); })
201 mfdcr(DCRN_CPR0_CFGDATA); })
Dcuboot-hotfoot.c26 u32 uart = mfdcr(DCRN_CPC0_UCR) & 0x7f; in hotfoot_fixups()
/kernel/linux/linux-5.10/arch/powerpc/sysdev/
Ddcr-low.S35 mfdcr r3,0; blr
41 mfdcr r3,dcr; blr
/kernel/linux/linux-5.10/arch/powerpc/include/asm/
Ddcr-native.h29 #define dcr_read_native(host, dcr_n) mfdcr(dcr_n + host.base)
53 #define mfdcr(rn) \ macro
/kernel/linux/linux-5.10/arch/powerpc/kernel/
Dcpu_setup_44x.S63 mfdcr r3,DCRN_PLB4A0_ACR