Home
last modified time | relevance | path

Searched refs:mpll_cfg (Results 1 – 12 of 12) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/rockchip/
Ddw_hdmi-rockchip.c227 const struct dw_hdmi_mpll_config *mpll_cfg = rockchip_mpll_cfg; in dw_hdmi_rockchip_mode_valid() local
232 for (i = 0; mpll_cfg[i].mpixelclock != (~0UL); i++) { in dw_hdmi_rockchip_mode_valid()
233 if (pclk == mpll_cfg[i].mpixelclock) { in dw_hdmi_rockchip_mode_valid()
408 .mpll_cfg = rockchip_mpll_cfg,
425 .mpll_cfg = rockchip_mpll_cfg,
445 .mpll_cfg = rockchip_mpll_cfg,
463 .mpll_cfg = rockchip_mpll_cfg,
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn21/
Ddcn21_link_encoder.c54 static struct mpll_cfg dcn21_mpll_cfg_ref[] = {
186 cfg->mpll_cfg = dcn21_mpll_cfg_ref[0]; in update_cfg_data()
189 cfg->mpll_cfg = dcn21_mpll_cfg_ref[1]; in update_cfg_data()
192 cfg->mpll_cfg = dcn21_mpll_cfg_ref[2]; in update_cfg_data()
195 cfg->mpll_cfg = dcn21_mpll_cfg_ref[3]; in update_cfg_data()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn20/
Ddcn20_link_encoder.c59 static struct mpll_cfg dcn2_mpll_cfg[] = {
226 cfg->mpll_cfg = dcn2_mpll_cfg[0]; in update_cfg_data()
229 cfg->mpll_cfg = dcn2_mpll_cfg[1]; in update_cfg_data()
232 cfg->mpll_cfg = dcn2_mpll_cfg[2]; in update_cfg_data()
235 cfg->mpll_cfg = dcn2_mpll_cfg[3]; in update_cfg_data()
Ddcn20_link_encoder.h246 struct mpll_cfg { struct
292 struct mpll_cfg mpll_cfg; argument
/kernel/linux/linux-5.10/drivers/gpu/drm/imx/
Ddw_hdmi-imx.c171 .mpll_cfg = imx_mpll_cfg,
178 .mpll_cfg = imx_mpll_cfg,
/kernel/linux/linux-5.10/drivers/gpu/drm/sun4i/
Dsun8i_hdmi_phy.c575 plat_data->mpll_cfg = variant->mpll_cfg; in sun8i_hdmi_phy_set_ops()
623 .mpll_cfg = sun50i_h6_mpll_cfg,
Dsun8i_dw_hdmi.h156 const struct dw_hdmi_mpll_config *mpll_cfg; member
/kernel/linux/linux-5.10/include/drm/bridge/
Ddw_hdmi.h151 const struct dw_hdmi_mpll_config *mpll_cfg; member
/kernel/linux/linux-5.10/drivers/gpu/drm/bridge/synopsys/
Ddw-hdmi.c1454 const struct dw_hdmi_mpll_config *mpll_config = pdata->mpll_cfg; in hdmi_phy_configure_dwc_hdmi_3d_tx()
/kernel/linux/patches/linux-5.10/yangfan_patch/
Dinclude.patch184 const struct dw_hdmi_mpll_config *mpll_cfg;
Ddrivers.patch12456 const struct dw_hdmi_mpll_config *mpll_config = pdata->mpll_cfg;
21369 - const struct dw_hdmi_mpll_config *mpll_cfg = rockchip_mpll_cfg;
21374 - for (i = 0; mpll_cfg[i].mpixelclock != (~0UL); i++) {
21375 - if (pclk == mpll_cfg[i].mpixelclock) {
21719 .mpll_cfg = rockchip_mpll_cfg,
21744 + .mpll_cfg = rockchip_mpll_cfg,
21758 .mpll_cfg = rockchip_mpll_cfg,
21774 + .mpll_cfg = rockchip_mpll_cfg,
/kernel/linux/patches/linux-5.10/imx8mm_patch/patches/drivers/
D0020_linux_drivers_gpu.patch21457 .mpll_cfg = imx_mpll_cfg,
21466 .mpll_cfg = imx_mpll_cfg,