Home
last modified time | relevance | path

Searched refs:uart_parents (Results 1 – 13 of 13) sorted by relevance

/kernel/linux/linux-5.10/drivers/clk/spear/
Dspear1310_clock.c378 static const char *uart_parents[] = { "ras_apb_clk", "gen_syn3_clk", }; variable
947 clk = clk_register_mux(NULL, "uart1_mclk", uart_parents, in spear1310_clk_init()
948 ARRAY_SIZE(uart_parents), CLK_SET_RATE_NO_REPARENT, in spear1310_clk_init()
958 clk = clk_register_mux(NULL, "uart2_mclk", uart_parents, in spear1310_clk_init()
959 ARRAY_SIZE(uart_parents), CLK_SET_RATE_NO_REPARENT, in spear1310_clk_init()
969 clk = clk_register_mux(NULL, "uart3_mclk", uart_parents, in spear1310_clk_init()
970 ARRAY_SIZE(uart_parents), CLK_SET_RATE_NO_REPARENT, in spear1310_clk_init()
980 clk = clk_register_mux(NULL, "uart4_mclk", uart_parents, in spear1310_clk_init()
981 ARRAY_SIZE(uart_parents), CLK_SET_RATE_NO_REPARENT, in spear1310_clk_init()
991 clk = clk_register_mux(NULL, "uart5_mclk", uart_parents, in spear1310_clk_init()
[all …]
Dspear6xx_clock.c101 static const char *uart_parents[] = { "pll3_clk", "uart_syn_gclk", }; variable
168 clk = clk_register_mux(NULL, "uart_mclk", uart_parents, in spear6xx_clk_init()
169 ARRAY_SIZE(uart_parents), CLK_SET_RATE_NO_REPARENT, in spear6xx_clk_init()
/kernel/linux/linux-5.10/drivers/clk/mediatek/
Dclk-mt7629.c162 static const char * const uart_parents[] = { variable
505 MUX_GATE(CLK_TOP_UART_SEL, "uart_sel", uart_parents,
511 MUX_GATE(CLK_TOP_MSDC50_0_SEL, "msdc50_0_sel", uart_parents,
Dclk-mt7622.c184 static const char * const uart_parents[] = { variable
535 MUX_GATE(CLK_TOP_UART_SEL, "uart_sel", uart_parents,
541 MUX_GATE(CLK_TOP_MSDC50_0_SEL, "msdc50_0_sel", uart_parents,
Dclk-mt8135.c225 static const char * const uart_parents[] __initconst = { variable
373 MUX_GATE(CLK_TOP_UART_SEL, "uart_sel", uart_parents, 0x0150, 24, 2, 31),
Dclk-mt6797.c157 static const char * const uart_parents[] = { variable
339 MUX_GATE(CLK_TOP_MUX_UART, "uart_sel", uart_parents, 0x0060, 8, 1, 15),
Dclk-mt2701.c216 static const char * const uart_parents[] = { variable
505 MUX_GATE(CLK_TOP_UART_SEL, "uart_sel", uart_parents,
Dclk-mt6779.c354 static const char * const uart_parents[] = { variable
684 MUX_GATE_CLR_SET_UPD(CLK_TOP_UART, "uart_sel", uart_parents,
Dclk-mt6765.c220 static const char * const uart_parents[] = { variable
399 MUX_GATE_CLR_SET_UPD(CLK_TOP_UART_SEL, "uart_sel", uart_parents,
Dclk-mt2712.c313 static const char * const uart_parents[] = { variable
757 uart_parents, 0x060, 8, 1, 15),
Dclk-mt8183.c328 static const char * const uart_parents[] = { variable
571 uart_parents, 0x70,
Dclk-mt8173.c225 static const char * const uart_parents[] __initconst = { variable
553 MUX_GATE(CLK_TOP_UART_SEL, "uart_sel", uart_parents, 0x0060, 8, 1, 15),
/kernel/linux/linux-5.10/drivers/clk/sprd/
Dsc9860-clk.c387 static const char * const uart_parents[] = { "ext-26m", "twpll-48m", variable
389 static SPRD_COMP_CLK(uart0_clk, "uart0", uart_parents, 0x30,
391 static SPRD_COMP_CLK(uart1_clk, "uart1", uart_parents, 0x34,
393 static SPRD_COMP_CLK(uart2_clk, "uart2", uart_parents, 0x38,
395 static SPRD_COMP_CLK(uart3_clk, "uart3", uart_parents, 0x3c,
397 static SPRD_COMP_CLK(uart4_clk, "uart4", uart_parents, 0x40,
611 static SPRD_MUX_CLK(avs_clk, "avs", uart_parents, 0x284,