Home
last modified time | relevance | path

Searched refs:ADDR_TILEINFO (Results 1 – 10 of 10) sorted by relevance

/third_party/mesa3d/src/amd/addrlib/src/r800/
Degbaddrlib.h110 UINT_32 bankSwizzle, UINT_32 pipeSwizzle, ADDR_TILEINFO* pTileInfo,
125 BOOL_32 isTcCompatible, BOOL_32 isLinear, ADDR_TILEINFO* pTileInfo) const;
163 ADDR_TILEINFO* inputTileInfo, ADDR_TILEINFO* outputTileInfo,
185 ADDR_TILEINFO* pTileInfo) const = 0;
194 UINT_32 tileX, UINT_32 bank, ADDR_TILEINFO* pTileInfo) const = 0;
201 ADDR_TILEINFO* pTileInfo) const = 0;
204 const ADDR_TILEINFO* pLeft, const ADDR_TILEINFO* pRight) const;
210 const ADDR_TILEINFO* pInfo, AddrTileMode mode, AddrTileType type,
230 virtual UINT_32 HwlStereoCheckRightOffsetPadding(ADDR_TILEINFO* pTileInfo) const;
235 ADDR_TILEINFO* pTileInfo) const;
[all …]
Dsiaddrlib.h53 ADDR_TILEINFO info;
124 ADDR_TILEINFO* pTileInfo, UINT_32* pBitPosition) const;
129 ADDR_TILEINFO* pTileInfo, UINT_32* pX, UINT_32* pY, UINT_32* pSlice) const;
146 ADDR_TILEINFO* pInfo, AddrTileMode* pMode = 0, AddrTileType* pType = 0) const;
150 UINT_32 bpp, ADDR_TILEINFO* pTileInfo) const;
158 ADDR_TILEINFO* pTileInfo, ADDR_EQUATION* pEquation) const;
162 ADDR_TILEINFO* pTileInfo, ADDR_EQUATION* pEquation) const;
167 ADDR_TILEINFO* pTileInfo) const;
169 virtual UINT_32 HwlGetPipes(const ADDR_TILEINFO* pTileInfo) const;
186 ADDR_TILEINFO* inputTileInfo, ADDR_TILEINFO* outputTileInfo,
[all …]
Dciaddrlib.h82 UINT_32 bpp, INT_32 index, INT_32 macroModeIndex, ADDR_TILEINFO* pInfo,
87 UINT_32 bpp, ADDR_TILEINFO* pTileInfo) const;
91 ADDR_TILEINFO* pTileInfo, AddrTileMode* pTileMode = NULL, AddrTileType* pTileType = NULL
98 ADDR_TILEINFO* inputTileInfo, ADDR_TILEINFO* outputTileInfo,
102 const ADDR_TILEINFO* pInfo, AddrTileMode mode, AddrTileType type,
145 UINT_32 numSamples, ADDR_TILEINFO* pTileInfo, UINT_32 mipLevel,
157 UINT_32 regValue, ADDR_TILEINFO* pCfg) const;
182 BOOL_32 CheckTcCompatibility(const ADDR_TILEINFO* pTileInfo, UINT_32 bpp, AddrTileMode tileMode,
201 ADDR_TILEINFO m_macroTileTable[MacroTileTableSize];
Degbaddrlib.cpp99 ADDR_TILEINFO tileInfoDef = {0}; in DispatchComputeSurfaceInfo()
100 ADDR_TILEINFO* pTileInfo = &tileInfoDef; in DispatchComputeSurfaceInfo()
140 memset(pTileInfo, 0, sizeof(ADDR_TILEINFO)); in DispatchComputeSurfaceInfo()
772 ADDR_TILEINFO* pTileInfo ///< [in,out] bank structure. in HwlReduceBankWidthHeight()
878 ADDR_TILEINFO* pTileInfo = pOut->pTileInfo; in ComputeSurfaceAlignmentsMacroTiled()
974 ADDR_TILEINFO* pTileInfo ///< [in] macro-tiled parameters in SanityCheckMacroTiled()
1088 ADDR_TILEINFO* pTileInfo ///< [in] ptr to bank structure in ComputeSurfaceMipLevelTileMode()
1185 ADDR_TILEINFO tileInfo = *pIn->pTileInfo; in HwlGetAlignmentInfoMacroTiled()
1326 ADDR_TILEINFO* pTileInfo = pIn->pTileInfo; in DispatchComputeSurfaceAddrFromCoord()
1452 ADDR_TILEINFO* pTileInfo, ///< [in] bank structure in ComputeMacroTileEquation()
[all …]
Dciaddrlib.cpp506 const ADDR_TILEINFO* pInfo, ///< [in] Tile Info in HwlPostCheckTileIndex()
599 ADDR_TILEINFO* pInfo, ///< [out] Tile Info in HwlSetupTileCfg()
786 ADDR_TILEINFO tileInfo = {0}; in HwlComputeFmaskInfo()
956 ADDR_TILEINFO tileInfo = {0}; in HwlOptimizeTileMode()
1254 ADDR_TILEINFO* pTileInfoIn, ///< [in] Tile info input: NULL for default in HwlSetupTileInfo()
1255 ADDR_TILEINFO* pTileInfoOut, ///< [out] Tile info output in HwlSetupTileInfo()
1261 ADDR_TILEINFO* pTileInfo = pTileInfoOut; in HwlSetupTileInfo()
1485 ADDR_TILEINFO tileInfo = {0}; in HwlSetupTileInfo()
1732 ADDR_TILEINFO* pCfg ///< [out] output structure in ReadGbMacroTileCfg()
1815 ADDR_TILEINFO* pTileInfo, ///< [out] Pointer to ADDR_TILEINFO in HwlComputeMacroModeIndex()
[all …]
Dsiaddrlib.cpp140 const ADDR_TILEINFO* pTileInfo ///< [in] Tile info in HwlGetPipes()
219 ADDR_TILEINFO* pTileInfo, ///< [in] tile info in ComputeBankEquation()
448 ADDR_TILEINFO* pTileInfo, ///< [in] Tile info in ComputePipeEquation()
671 ADDR_TILEINFO* pTileInfo ///< [in] Tile info in ComputePipeFromCoord()
1226 ADDR_TILEINFO* pTileInfo ///< [in] tile info in HwlComputeTileDataWidthAndHeightLinear()
1299 ADDR_TILEINFO* pTileInfo, ///< [in] Tile info in HwlComputeXmaskAddrFromCoord()
1457 ADDR_TILEINFO* pTileInfo, ///< [in] Tile info in HwlComputeXmaskCoordFromAddr()
1953 ADDR_TILEINFO* pTileInfoIn, ///< [in] Tile info input: NULL for default in HwlSetupTileInfo()
1954 ADDR_TILEINFO* pTileInfoOut, ///< [out] Tile info output in HwlSetupTileInfo()
1960 ADDR_TILEINFO* pTileInfo = pTileInfoOut; in HwlSetupTileInfo()
[all …]
/third_party/mesa3d/src/amd/addrlib/src/core/
Daddrlib1.h227 UINT_32 bankSwizzle, UINT_32 pipeSwizzle, ADDR_TILEINFO* pTileInfo,
237 BOOL_32 isTcCompatible, BOOL_32 isLinear, ADDR_TILEINFO* pTileInfo) const = 0;
319 ADDR_TILEINFO* pTileInfo,
328 ADDR_TILEINFO* pTileInfo, UINT_32* pPitchOut, UINT_32* pHeightOut, UINT_64* pCmaskBytes,
334 UINT_32 bpp, ADDR_TILEINFO* pTileInfo) const;
340 BOOL_32 isHeight8, ADDR_TILEINFO* pTileInfo,
346 ADDR_TILEINFO* pTileInfo, UINT_32* pX, UINT_32* pY, UINT_32* pSlice) const;
377 UINT_32 numSamples, ADDR_TILEINFO* pTileInfo, UINT_32 padDims, UINT_32 mipLevel,
383 UINT_32 numSamples, ADDR_TILEINFO* pTileInfo, UINT_32 mipLevel, in HwlPadDimensions()
427 const ADDR_TILEINFO* pTileInfo) const;
[all …]
Daddrlib1.cpp203 ADDR_TILEINFO tileInfoNull = {0}; in ComputeSurfaceInfo()
464 ADDR_TILEINFO tileInfoNull; in ComputeSurfaceAddrFromCoord()
544 ADDR_TILEINFO tileInfoNull; in ComputeSurfaceCoordFromAddr()
619 ADDR_TILEINFO tileInfoNull; in ComputeSliceTileSwizzle()
672 ADDR_TILEINFO tileInfoNull; in ExtractBankPipeSwizzle()
724 ADDR_TILEINFO tileInfoNull; in CombineBankPipeSwizzle()
778 ADDR_TILEINFO tileInfoNull; in ComputeBaseSwizzle()
843 ADDR_TILEINFO tileInfoNull; in ComputeFmaskInfo()
1021 ADDR_TILEINFO tileInfoNull; in ConvertTileInfoToHW()
1122 ADDR_TILEINFO tileInfo = {0}; in GetMacroModeIndex()
[all …]
/third_party/mesa3d/src/amd/addrlib/inc/
Daddrinterface.h459 } ADDR_TILEINFO; typedef
463 typedef ADDR_TILEINFO ADDR_R800_TILEINFO;
567 ADDR_TILEINFO* pTileInfo; ///< 2D tile parameters. Set to 0 to default/calculate
617 ADDR_TILEINFO* pTileInfo; ///< Tile parameters used. Filled in if 0 on input
706 ADDR_TILEINFO* pTileInfo; ///< 2D tile parameters. Client must provide all data
794 ADDR_TILEINFO* pTileInfo; ///< 2D tile parameters. Client must provide all data
884 ADDR_TILEINFO* pTileInfo; ///< Tile info
958 ADDR_TILEINFO* pTileInfo; ///< Tile info
1021 ADDR_TILEINFO* pTileInfo; ///< Tile info
1102 ADDR_TILEINFO* pTileInfo; ///< Tile info
[all …]
/third_party/mesa3d/src/amd/common/
Dac_surface.c1032 ADDR_TILEINFO AddrTileInfoIn = {0}; in gfx6_compute_surface()
1033 ADDR_TILEINFO AddrTileInfoOut = {0}; in gfx6_compute_surface()
1308 ADDR_TILEINFO fmask_tile_info = {0}; in gfx6_compute_surface()