Searched refs:BRW_OPCODE_MAD (Results 1 – 24 of 24) sorted by relevance
| /third_party/mesa3d/src/intel/compiler/ |
| D | brw_vec4_cse.cpp | 73 case BRW_OPCODE_MAD: in is_expression()
103 if (a->opcode == BRW_OPCODE_MAD) { in operands_match()
|
| D | brw_fs_cse.cpp | 72 case BRW_OPCODE_MAD: in is_expression()
123 if (a->opcode == BRW_OPCODE_MAD) { in operands_match()
|
| D | brw_fs_saturate_propagation.cpp | 93 } else if (scan_inst->opcode == BRW_OPCODE_MAD) { in opt_saturate_propagation_local()
|
| D | brw_fs_combine_constants.cpp | 81 case BRW_OPCODE_MAD: in must_promote_imm()
368 case BRW_OPCODE_MAD: in supports_src_as_imm()
|
| D | brw_ir_performance.cpp | 147 if ((inst->opcode == BRW_OPCODE_MUL || inst->opcode == BRW_OPCODE_MAD) && in instruction_info()
170 if ((inst->opcode == BRW_OPCODE_MUL || inst->opcode == BRW_OPCODE_MAD) && in instruction_info()
437 case BRW_OPCODE_MAD: in instruction_desc()
|
| D | brw_shader.cpp | 1003 case BRW_OPCODE_MAD: in can_do_saturate()
1055 case BRW_OPCODE_MAD: in can_do_cmod()
|
| D | brw_vec4_builder.h | 295 case BRW_OPCODE_MAD: in emit()
|
| D | test_fs_saturate_propagation.cpp | 400 EXPECT_EQ(BRW_OPCODE_MAD, instruction(block0, 0)->opcode); in TEST_F()
446 EXPECT_EQ(BRW_OPCODE_MAD, instruction(block0, 0)->opcode); in TEST_F()
|
| D | test_vec4_cmod_propagation.cpp | 712 EXPECT_EQ(BRW_OPCODE_MAD, instruction(block0, 0)->opcode); in TEST_F()
753 EXPECT_EQ(BRW_OPCODE_MAD, instruction(block0, 0)->opcode); in TEST_F()
|
| D | brw_ir_fs.h | 568 (inst->opcode == BRW_OPCODE_MAD && in has_dst_aligned_region_restriction()
|
| D | brw_fs_lower_regioning.cpp | 224 inst->opcode == BRW_OPCODE_MAD && in has_invalid_src_region()
|
| D | brw_fs_builder.h | 326 case BRW_OPCODE_MAD: in emit()
|
| D | brw_eu_defines.h | 258 BRW_OPCODE_MAD, /**< Gfx6+ */ enumerator
|
| D | brw_eu.c | 700 { BRW_OPCODE_MAD, 91, "mad", 3, 1, GFX_GE(GFX6) },
|
| D | brw_fs_copy_propagation.cpp | 979 case BRW_OPCODE_MAD: in try_constant_propagate()
|
| D | brw_fs_scoreboard.cpp | 112 (inst->opcode == BRW_OPCODE_MAD && in inferred_exec_pipe()
|
| D | brw_schedule_instructions.cpp | 161 case BRW_OPCODE_MAD: in set_latency_gfx7()
|
| D | brw_fs.cpp | 435 opcode == BRW_OPCODE_MAD)) { in can_do_source_mods()
437 const unsigned min_type_sz = opcode == BRW_OPCODE_MAD ? in can_do_source_mods()
2748 case BRW_OPCODE_MAD: in opt_algebraic()
4844 case BRW_OPCODE_MAD: in get_lowered_simd_width()
|
| D | brw_vec4_generator.cpp | 1599 case BRW_OPCODE_MAD: in generate_code()
|
| D | brw_vec4.cpp | 2216 if (inst->opcode != BRW_OPCODE_MAD) in lower_64bit_mad_to_mul_add()
|
| D | brw_fs_generator.cpp | 1946 case BRW_OPCODE_MAD: in generate_code()
|
| D | test_eu_validate.cpp | 2924 case BRW_OPCODE_MAD: in TEST_P()
|
| /third_party/mesa3d/src/intel/tools/ |
| D | i965_lex.l | 98 mad { yylval.integer = BRW_OPCODE_MAD; return MAD; }
|
| D | i965_gram.y | 267 case BRW_OPCODE_MAD: in i965_asm_ternary_instruction()
|