Home
last modified time | relevance | path

Searched refs:D16 (Results 1 – 25 of 119) sorted by relevance

12345

/third_party/mbedtls/tests/suites/
Dtest_suite_aes.xts.data32 # IEEE P1619/D16 Annex B Test Vectors
37 AES-128-XTS Encrypt IEEE P1619/D16 Vector 1
40 AES-128-XTS Encrypt IEEE P1619/D16 Vector 2
43 AES-128-XTS Encrypt IEEE P1619/D16 Vector 3
49 AES-128-XTS Encrypt IEEE P1619/D16 Vector 4
52 AES-128-XTS Encrypt IEEE P1619/D16 Vector 5
55 AES-128-XTS Encrypt IEEE P1619/D16 Vector 6
58 AES-128-XTS Encrypt IEEE P1619/D16 Vector 7
61 AES-128-XTS Encrypt IEEE P1619/D16 Vector 8
64 AES-128-XTS Encrypt IEEE P1619/D16 Vector 9
[all …]
/third_party/typescript/tests/baselines/reference/
DundefinedIsSubtypeOfEverything.js114 class D16 extends Base {
305 var D16 = /** @class */ (function (_super) {
306 __extends(D16, _super);
307 function D16() {
310 return D16;
DsubtypesOfTypeParameterWithConstraints.js94 class D16<T extends U, U extends V, V extends Date> extends C3<U> { class
307 var D16 = /** @class */ (function (_super) {
308 __extends(D16, _super);
309 function D16() { class in D16
312 return D16;
DundefinedIsSubtypeOfEverything.types219 class D16 extends Base {
220 >D16 : D16
DundefinedIsSubtypeOfEverything.symbols232 class D16 extends Base {
233 >D16 : Symbol(D16, Decl(undefinedIsSubtypeOfEverything.ts, 105, 1))
237 >foo : Symbol(D16.foo, Decl(undefinedIsSubtypeOfEverything.ts, 112, 24))
DsubtypesOfTypeParameterWithConstraints.types187 class D16<T extends U, U extends V, V extends Date> extends C3<U> {
188 >D16 : D16<T, U, V>
DsubtypesOfTypeParameterWithConstraints.symbols303 class D16<T extends U, U extends V, V extends Date> extends C3<U> {
304 >D16 : Symbol(D16, Decl(subtypesOfTypeParameterWithConstraints.ts, 90, 1))
319 >foo : Symbol(D16.foo, Decl(subtypesOfTypeParameterWithConstraints.ts, 93, 19))
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
DSIAddIMGInit.cpp81 MachineOperand *D16 = TII->getNamedOperand(MI, AMDGPU::OpName::d16); in runOnMachineFunction() local
89 unsigned D16Val = D16 ? D16->getImm() : 0; in runOnMachineFunction()
DMIMGInstructions.td230 !if(BaseOpcode.HasD16, (ins D16:$d16), (ins)));
242 !if(BaseOpcode.HasD16, (ins D16:$d16), (ins)));
255 !if(BaseOpcode.HasD16, (ins D16:$d16), (ins)));
323 !if(BaseOpcode.HasD16, (ins D16:$d16), (ins)));
335 !if(BaseOpcode.HasD16, (ins D16:$d16), (ins)));
349 !if(BaseOpcode.HasD16, (ins D16:$d16), (ins)));
514 !if(BaseOpcode.HasD16, (ins D16:$d16), (ins)));
526 !if(BaseOpcode.HasD16, (ins D16:$d16), (ins)));
540 !if(BaseOpcode.HasD16, (ins D16:$d16), (ins)));
683 defm _V2 : MIMG_Sampler_Src_Helper<op, asm, sample, VReg_64>; /* for packed D16 only */
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Support/
DARMTargetParser.cpp177 {"+vfp2", "-vfp2", FPUVersion::VFPV2, FPURestriction::D16}, in getFPUFeatures()
180 {"+vfp3d16", "-vfp3d16", FPUVersion::VFPV3, FPURestriction::D16}, in getFPUFeatures()
185 {"+vfp4d16", "-vfp4d16", FPUVersion::VFPV4, FPURestriction::D16}, in getFPUFeatures()
189 {"+fp-armv8d16", "-fp-armv8d16", FPUVersion::VFPV5, FPURestriction::D16}, in getFPUFeatures()
193 {"+fp64", "-fp64", FPUVersion::VFPV2, FPURestriction::D16}, in getFPUFeatures()
480 CandidateFPU.Restriction == ARM::FPURestriction::D16) { in findDoublePrecisionFPU()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/Support/
DARMTargetParser.def24 ARM_FPU("vfpv3-d16", FK_VFPV3_D16, FPUVersion::VFPV3, NeonSupportLevel::None, FPURestriction::D16)
25 …-d16-fp16", FK_VFPV3_D16_FP16, FPUVersion::VFPV3_FP16, NeonSupportLevel::None, FPURestriction::D16)
29 ARM_FPU("vfpv4-d16", FK_VFPV4_D16, FPUVersion::VFPV4, NeonSupportLevel::None, FPURestriction::D16)
31 ARM_FPU("fpv5-d16", FK_FPV5_D16, FPUVersion::VFPV5, NeonSupportLevel::None, FPURestriction::D16)
34 … FK_FP_ARMV8_FULLFP16_D16, FPUVersion::VFPV5_FULLFP16, NeonSupportLevel::None, FPURestriction::D16)
DARMTargetParser.h137 D16, ///< Only 16 D registers enumerator
/third_party/typescript/tests/cases/conformance/types/typeRelationships/subtypesAndSuperTypes/
DundefinedIsSubtypeOfEverything.ts113 class D16 extends Base { class
DsubtypesOfTypeParameterWithConstraints.ts93 class D16<T extends U, U extends V, V extends Date> extends C3<U> { class
/third_party/elfutils/tests/
Drun-readelf-A.sh53 VFP_arch: VFPv3-D16
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
DARMBaseRegisterInfo.h82 case D19: case D18: case D17: case D16: in isARMArea3Register()
DARMRegisterInfo.td138 def D16 : ARMFReg<16, "d16">, DwarfRegNum<[272]>;
167 def Q8 : ARMReg< 8, "q8", [D16, D17]>;
406 // Allocate non-VFP2 registers D16-D31 first, and prefer even registers on
478 // Allocate starting at non-VFP2 registers D16-D31 first.
DARMBaseRegisterInfo.cpp206 static_assert(ARM::D31 == ARM::D16 + 15, "Register list not consecutive!"); in getReservedRegs()
208 markSuperRegs(Reserved, ARM::D16 + R); in getReservedRegs()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/Utils/
DAArch64BaseInfo.h127 case AArch64::D16: return AArch64::B16; in getBRegFromDReg()
167 case AArch64::B16: return AArch64::D16; in getDRegFromBReg()
/third_party/flutter/skia/third_party/externals/angle2/src/image_util/
Dimageformats.h730 struct D16 struct
734 static void ReadDepthStencil(DepthStencil *dst, const D16 *src); argument
735 static void WriteDepthStencil(D16 *dst, const DepthStencil *src);
/third_party/skia/third_party/externals/angle2/src/image_util/
Dimageformats.h773 struct D16 struct
777 static void ReadDepthStencil(DepthStencil *dst, const D16 *src); argument
778 static void WriteDepthStencil(D16 *dst, const DepthStencil *src);
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Sparc/
DSparcRegisterInfo.cpp92 for (MCRegAliasIterator AI(SP::D16 + n, this, true); AI.isValid(); ++AI) in getReservedRegs()
/third_party/mesa3d/docs/relnotes/
D19.3.5.rst57 - i965: Do not generate D16 B5G6R5_UNORM configs on gen < 8
D20.0.1.rst66 - i965: Do not generate D16 B5G6R5_UNORM configs on gen < 8
D21.1.2.rst145 - anv,iris: Port the D16 workaround stalls to BLORP

12345