Searched refs:I915_ENGINE_CLASS_VIDEO_ENHANCE (Results 1 – 7 of 7) sorted by relevance
/third_party/mesa3d/src/intel/tools/ |
D | aubinator_error_decode.c | 86 { I915_ENGINE_CLASS_VIDEO_ENHANCE, 0, "VECS_ACTHD_UDW" }, 94 { I915_ENGINE_CLASS_VIDEO_ENHANCE, 0, "VECS_RING_BUFFER_CTL" }, 101 { I915_ENGINE_CLASS_VIDEO_ENHANCE, 0, "VECS_FAULT_REG" }, 111 [I915_ENGINE_CLASS_VIDEO_ENHANCE] = "vecs", in ring_name_to_class() 130 { "vebox", I915_ENGINE_CLASS_VIDEO_ENHANCE, 0 }, in ring_name_to_class() 194 case I915_ENGINE_CLASS_VIDEO_ENHANCE: in instdone_register_for_ring()
|
D | error2aub.c | 202 { "vecs", I915_ENGINE_CLASS_VIDEO_ENHANCE, true }, in engine_from_name() 208 { "vebox command stream", I915_ENGINE_CLASS_VIDEO_ENHANCE, false }, in engine_from_name() 289 } engines[I915_ENGINE_CLASS_VIDEO_ENHANCE + 1]; in main()
|
D | aub_write.h | 99 } engine_setup[I915_ENGINE_CLASS_VIDEO_ENHANCE + 1];
|
D | intel_dump_gpu.c | 201 return I915_ENGINE_CLASS_VIDEO_ENHANCE; in engine_class_from_ring_flag()
|
/third_party/mesa3d/src/intel/vulkan/ |
D | anv_utrace.c | 276 case I915_ENGINE_CLASS_VIDEO_ENHANCE: in queue_family_to_name()
|
/third_party/libdrm/include/drm/ |
D | i915_drm.h | 122 I915_ENGINE_CLASS_VIDEO_ENHANCE = 3, enumerator
|
/third_party/mesa3d/include/drm-uapi/ |
D | i915_drm.h | 204 I915_ENGINE_CLASS_VIDEO_ENHANCE = 3, enumerator
|