Home
last modified time | relevance | path

Searched refs:IB_SIZE (Results 1 – 6 of 6) sorted by relevance

/third_party/libdrm/tests/amdgpu/
Dvcn_tests.c36 #define IB_SIZE 4096 macro
162 r = amdgpu_bo_alloc_and_map(device_handle, IB_SIZE, 4096, in suite_vcn_tests_init()
177 ib_mc_address, IB_SIZE); in suite_vcn_tests_clean()
Dcs_tests.c35 #define IB_SIZE 4096 macro
116 r = amdgpu_bo_alloc_and_map(device_handle, IB_SIZE, 4096, in suite_cs_tests_init()
137 ib_mc_address, IB_SIZE); in suite_cs_tests_clean()
Dcp_dma_tests.c35 #define IB_SIZE 4096 macro
438 r = amdgpu_bo_alloc_and_map(executing_device_handle, IB_SIZE, 4096, in suite_cp_dma_tests_init()
469 ib_mc_address, IB_SIZE); in suite_cp_dma_tests_clean()
Duvd_enc_tests.c37 #define IB_SIZE 4096 macro
123 r = amdgpu_bo_alloc_and_map(device_handle, IB_SIZE, 4096, in suite_uvd_enc_tests_init()
138 ib_mc_address, IB_SIZE); in suite_uvd_enc_tests_clean()
Djpeg_tests.c109 #define IB_SIZE 4096 macro
207 r = amdgpu_bo_alloc_and_map(device_handle, IB_SIZE, 4096, in suite_jpeg_tests_init()
220 r = amdgpu_bo_unmap_and_free(ib_handle, ib_va_handle, ib_mc_address, IB_SIZE); in suite_jpeg_tests_clean()
Dvce_tests.c38 #define IB_SIZE 4096 macro
165 r = amdgpu_bo_alloc_and_map(device_handle, IB_SIZE, 4096, in suite_vce_tests_init()
182 ib_mc_address, IB_SIZE); in suite_vce_tests_clean()