Home
last modified time | relevance | path

Searched refs:IncomingReg (Results 1 – 5 of 5) sorted by relevance

/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/
DPHIElimination.cpp256 unsigned IncomingReg = 0; in LowerPHINode() local
275 IncomingReg = entry; in LowerPHINode()
278 LLVM_DEBUG(dbgs() << "Reusing " << printReg(IncomingReg) << " for " in LowerPHINode()
282 entry = IncomingReg = MF.getRegInfo().createVirtualRegister(RC); in LowerPHINode()
286 IncomingReg, DestReg); in LowerPHINode()
291 if (IncomingReg) { in LowerPHINode()
292 LiveVariables::VarInfo &VI = LV->getVarInfo(IncomingReg); in LowerPHINode()
295 LV->setPHIJoin(IncomingReg); in LowerPHINode()
303 LV->removeVirtualRegisterKilled(IncomingReg, *OldKill); in LowerPHINode()
311 LV->addVirtualRegisterKilled(IncomingReg, *PHICopy); in LowerPHINode()
[all …]
DMachineInstr.cpp1785 bool MachineInstr::addRegisterKilled(Register IncomingReg, in addRegisterKilled() argument
1788 bool isPhysReg = Register::isPhysicalRegister(IncomingReg); in addRegisterKilled()
1790 MCRegAliasIterator(IncomingReg, RegInfo, false).isValid(); in addRegisterKilled()
1808 if (Reg == IncomingReg) { in addRegisterKilled()
1821 if (RegInfo->isSuperRegister(IncomingReg, Reg)) in addRegisterKilled()
1823 if (RegInfo->isSubRegister(IncomingReg, Reg)) in addRegisterKilled()
1842 addOperand(MachineOperand::CreateReg(IncomingReg, in addRegisterKilled()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/
DLiveVariables.h201 void addVirtualRegisterKilled(unsigned IncomingReg, MachineInstr &MI,
203 if (MI.addRegisterKilled(IncomingReg, TRI, AddIfNotFound))
204 getVarInfo(IncomingReg).Kills.push_back(&MI);
237 void addVirtualRegisterDead(unsigned IncomingReg, MachineInstr &MI,
239 if (MI.addRegisterDead(IncomingReg, TRI, AddIfNotFound))
240 getVarInfo(IncomingReg).Kills.push_back(&MI);
DMachineInstr.h1401 bool addRegisterKilled(Register IncomingReg,
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
DSILowerI1Copies.cpp577 Register IncomingReg = MI->getOperand(i).getReg(); in lowerPhis() local
579 MachineInstr *IncomingDef = MRI->getUniqueVRegDef(IncomingReg); in lowerPhis()
582 IncomingReg = IncomingDef->getOperand(1).getReg(); in lowerPhis()
583 assert(isLaneMaskReg(IncomingReg) || isVreg1(IncomingReg)); in lowerPhis()
588 assert(IncomingDef->isPHI() || PhiRegisters.count(IncomingReg)); in lowerPhis()
592 IncomingRegs.push_back(IncomingReg); in lowerPhis()