/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
D | MachineOperand.h | 95 unsigned IsDef : 1; variable 370 return !IsDef; in isUse() 375 return IsDef; in isDef() 385 return IsDeadOrKill & IsDef; in isDead() 390 return IsDeadOrKill & !IsDef; in isKill() 499 assert(isReg() && !IsDef && "Wrong MachineOperand mutator"); 505 assert(isReg() && IsDef && "Wrong MachineOperand mutator"); 522 assert(isReg() && IsDef && "Wrong MachineOperand mutator"); 527 assert(isReg() && !IsDef && "Wrong MachineOperand mutator"); 789 Op.IsDef = isDef;
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/ |
D | RDFDeadCode.cpp | 136 if (DFG.IsDef(RA)) in collect() 151 for (NodeAddr<DefNode*> DA : IA.Addr->members_if(DFG.IsDef, DFG)) in collect() 226 else if (DFG.IsDef(RA)) in erase()
|
D | HexagonConstExtenders.cpp | 329 bool IsDef = false; member 503 if (ED.IsDef) in operator <<() 1164 ED.IsDef = true; in recordExtender() 1184 ED.IsDef = true; in recordExtender() 1189 ED.IsDef = true; in recordExtender() 1193 ED.IsDef = true; in recordExtender() 1275 if (!ED.IsDef) in assignInits() 1295 if (ED.IsDef) in assignInits() 1833 assert((!ED.IsDef || ED.Rd.Reg != 0) && "Missing Rd for def"); in replaceInstr() 1858 if (ED.IsDef && Diff != 0) { in replaceInstr() [all …]
|
D | HexagonRDFOpt.cpp | 168 if (DFG.IsDef(RA) && DeadNodes.count(RA.Id)) in run() 258 for (NodeAddr<DefNode*> DA : IA.Addr->members_if(DFG.IsDef, DFG)) { in rewrite()
|
D | HexagonOptAddrMode.cpp | 183 if ((DFG->IsDef(AA) && AA.Id != OffsetRegRD) || in canRemoveAddasl() 246 for (NodeAddr<DefNode *> DA : SA.Addr->members_if(DFG->IsDef, *DFG)) { in getAllRealUses() 307 if ((DFG->IsDef(AA) && AA.Id != LRExtRegRD) || in isSafeToExtLR()
|
D | HexagonFrameLowering.h | 169 bool IsDef, bool IsKill) const;
|
D | RDFCopy.cpp | 144 for (NodeAddr<DefNode*> DA : SA.Addr->members_if(DFG.IsDef, DFG)) { in run()
|
D | RDFGraph.cpp | 1046 for (NodeAddr<DefNode*> DA : IA.Addr->members_if(IsDef, *this)) { in pushClobbers() 1092 for (NodeAddr<DefNode*> DA : IA.Addr->members_if(IsDef, *this)) { in pushDefs() 1401 for (NodeAddr<RefNode*> RA : IA.Addr->members_if(IsDef, *this)) in recordDefsForDF() 1648 return IsDef(RA) && (RA.Addr->getFlags() & NodeAttrs::Clobbering); in linkBlockRefs() 1651 return IsDef(RA) && !(RA.Addr->getFlags() & NodeAttrs::Clobbering); in linkBlockRefs()
|
D | RDFGraph.h | 797 static bool IsDef(const NodeAddr<NodeBase*> BA) { in IsDef() function
|
D | HexagonFrameLowering.cpp | 2464 const CSIVect &CSI, bool IsDef, bool IsKill) const { in addCalleeSaveRegistersAsImpOperand() argument 2467 MI->addOperand(MachineOperand::CreateReg(R.getReg(), IsDef, true, IsKill)); in addCalleeSaveRegistersAsImpOperand()
|
D | RDFLiveness.cpp | 346 if (DFG.IsDef(R)) { in getNearestAliasedRef()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
D | MipsDelaySlotFiller.cpp | 130 bool IsDef) const; 436 unsigned Reg, bool IsDef) const { in checkRegDefsUses() 437 if (IsDef) { in checkRegDefsUses()
|
D | MipsSEISelDAGToDAG.h | 32 void addDSPCtrlRegOperands(bool IsDef, MachineInstr &MI,
|
D | MipsSEISelDAGToDAG.cpp | 52 void MipsSEDAGToDAGISel::addDSPCtrlRegOperands(bool IsDef, MachineInstr &MI, in addDSPCtrlRegOperands() argument 57 IsDef ? RegState::ImplicitDefine : RegState::Implicit | RegState::Undef; in addDSPCtrlRegOperands()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
D | MachineOperand.cpp | 102 if (IsDef == Val) in setIsDef() 109 IsDef = Val; in setIsDef() 113 IsDef = Val; in setIsDef() 252 IsDef = isDef; in ChangeToRegister()
|
D | BranchFolding.cpp | 1881 bool IsDef = false; in findHoistingInsertPosAndDeps() local 1892 IsDef = true; in findHoistingInsertPosAndDeps() 1896 if (!IsDef) in findHoistingInsertPosAndDeps()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
D | ARMLowOverheadLoops.cpp | 512 bool IsDef = false; in ValidateMVEInst() local 521 IsDef = true; in ValidateMVEInst() 534 if (IsDef && !IsUse && VCTP && !isVCTP(MI)) { in ValidateMVEInst()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
D | AArch64LoadStoreOptimizer.cpp | 819 [this, RegToRename, GetMatchingSubReg](MachineInstr &MI, bool IsDef) { in mergePairedInsns() argument 820 if (IsDef) { in mergePairedInsns() 1315 bool IsDef) { in canRenameUpToDef() argument 1328 FoundDef = IsDef; in canRenameUpToDef()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/MIRParser/ |
D | MIParser.cpp | 451 Optional<unsigned> &TiedDefIdx, bool IsDef = false); 1440 bool IsDef) { in parseRegisterOperand() argument 1441 unsigned Flags = IsDef ? RegState::Define : 0; in parseRegisterOperand()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
D | X86FrameLowering.cpp | 2759 bool IsDef = false; in adjustStackWithPops() local 2763 IsDef = true; in adjustStackWithPops() 2768 if (IsDef) in adjustStackWithPops()
|