Home
last modified time | relevance | path

Searched refs:LiveRegs (Results 1 – 25 of 31) sorted by relevance

12

/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/
DExecutionDomainFix.cpp72 assert(!LiveRegs.empty() && "Must enter basic block first."); in setLiveReg()
74 if (LiveRegs[rx] == dv) in setLiveReg()
76 if (LiveRegs[rx]) in setLiveReg()
77 release(LiveRegs[rx]); in setLiveReg()
78 LiveRegs[rx] = retain(dv); in setLiveReg()
83 assert(!LiveRegs.empty() && "Must enter basic block first."); in kill()
84 if (!LiveRegs[rx]) in kill()
87 release(LiveRegs[rx]); in kill()
88 LiveRegs[rx] = nullptr; in kill()
93 assert(!LiveRegs.empty() && "Must enter basic block first."); in force()
[all …]
DLivePhysRegs.cpp33 RegisterSet::iterator LRI = LiveRegs.begin(); in removeRegsInMask()
34 while (LRI != LiveRegs.end()) { in removeRegsInMask()
38 LRI = LiveRegs.erase(LRI); in removeRegsInMask()
141 if (LiveRegs.count(Reg)) in available()
146 if (LiveRegs.count(*R)) in available()
172 static void addCalleeSavedRegs(LivePhysRegs &LiveRegs, in addCalleeSavedRegs() argument
176 LiveRegs.addReg(*CSR); in addCalleeSavedRegs()
242 void llvm::computeLiveIns(LivePhysRegs &LiveRegs, in computeLiveIns() argument
247 LiveRegs.init(TRI); in computeLiveIns()
248 LiveRegs.addLiveOutsNoPristines(MBB); in computeLiveIns()
[all …]
DReachingDefAnalysis.cpp37 if (LiveRegs.empty()) in enterBasicBlock()
38 LiveRegs.assign(NumRegUnits, ReachingDefDefaultVal); in enterBasicBlock()
47 LiveRegs[*Unit] = -1; in enterBasicBlock()
48 MBBReachingDefs[MBBNumber][*Unit].push_back(LiveRegs[*Unit]); in enterBasicBlock()
67 LiveRegs[Unit] = std::max(LiveRegs[Unit], Incoming[Unit]); in enterBasicBlock()
68 if ((LiveRegs[Unit] != ReachingDefDefaultVal)) in enterBasicBlock()
69 MBBReachingDefs[MBBNumber][Unit].push_back(LiveRegs[Unit]); in enterBasicBlock()
80 assert(!LiveRegs.empty() && "Must enter basic block first."); in leaveBasicBlock()
85 MBBOutRegsInfos[MBBNumber] = LiveRegs; in leaveBasicBlock()
93 LiveRegs.clear(); in leaveBasicBlock()
[all …]
DStackMapLivenessAnalysis.cpp52 LivePhysRegs LiveRegs; member in __anon0c698c1e0111::StackMapLiveness
128 LiveRegs.init(*TRI); in calculateLiveness()
130 LiveRegs.addLiveOutsNoPristines(MBB); in calculateLiveness()
141 LLVM_DEBUG(dbgs() << " " << LiveRegs << " " << *I); in calculateLiveness()
142 LiveRegs.stepBackward(*I); in calculateLiveness()
164 for (auto Reg : LiveRegs) in createRegisterMask()
DRegisterPressure.cpp256 LiveRegs.clear(); in reset()
289 LiveRegs.init(*MRI); in init()
326 P.LiveInRegs.reserve(LiveRegs.size()); in closeTop()
327 LiveRegs.appendTo(P.LiveInRegs); in closeTop()
338 P.LiveOutRegs.reserve(LiveRegs.size()); in closeBottom()
339 LiveRegs.appendTo(P.LiveOutRegs); in closeBottom()
345 assert(LiveRegs.size() == 0 && "no region boundary"); in closeRegion()
707 LaneBitmask PrevMask = LiveRegs.insert(P); in addLiveRegs()
746 LaneBitmask LiveMask = LiveRegs.contains(Reg); in bumpDeadDefs()
752 LaneBitmask LiveMask = LiveRegs.contains(Reg); in bumpDeadDefs()
[all …]
DScheduleDAGInstrs.cpp1091 static void toggleKills(const MachineRegisterInfo &MRI, LivePhysRegs &LiveRegs, in toggleKills() argument
1101 bool IsKill = LiveRegs.available(MRI, Reg); in toggleKills()
1104 LiveRegs.addReg(Reg); in toggleKills()
1111 LiveRegs.init(*TRI); in fixupKills()
1112 LiveRegs.addLiveOuts(MBB); in fixupKills()
1130 LiveRegs.removeReg(Reg); in fixupKills()
1132 LiveRegs.removeRegsInMask(MO); in fixupKills()
1138 toggleKills(MRI, LiveRegs, MI, true); in fixupKills()
1142 toggleKills(MRI, LiveRegs, MI, false); in fixupKills()
1152 toggleKills(MRI, LiveRegs, *I, true); in fixupKills()
DBranchRelaxation.cpp85 LivePhysRegs LiveRegs; member in __anon160840a20111::BranchRelaxation
272 computeAndAddLiveIns(LiveRegs, *NewBB); in splitBlockBeforeInstr()
337 computeAndAddLiveIns(LiveRegs, *NewBB); in fixupConditionalBranch()
DBranchFolding.cpp370 LiveRegs.clear(); in replaceTailWithBranchTo()
371 LiveRegs.addLiveOuts(OldMBB); in replaceTailWithBranchTo()
376 LiveRegs.stepBackward(*I); in replaceTailWithBranchTo()
388 if (!LiveRegs.available(*MRI, Reg)) in replaceTailWithBranchTo()
430 computeAndAddLiveIns(LiveRegs, *NewMBB); in SplitMBBAt()
895 LiveRegs.init(*TRI); in mergeCommonTails()
900 LiveRegs.clear(); in mergeCommonTails()
901 LiveRegs.addLiveOuts(*Pred); in mergeCommonTails()
904 if (!LiveRegs.available(*MRI, Reg)) in mergeCommonTails()
DBranchFolding.h133 LivePhysRegs LiveRegs; variable
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/
DLivePhysRegs.h51 RegisterSet LiveRegs; variable
59 LiveRegs.setUniverse(TRI.getNumRegs()); in LivePhysRegs()
68 LiveRegs.clear(); in init()
69 LiveRegs.setUniverse(TRI.getNumRegs()); in init()
73 void clear() { LiveRegs.clear(); } in clear()
76 bool empty() const { return LiveRegs.empty(); } in empty()
84 LiveRegs.insert(*SubRegs); in addReg()
93 LiveRegs.erase(*R); in removeReg()
106 bool contains(MCPhysReg Reg) const { return LiveRegs.count(Reg); } in contains()
151 const_iterator begin() const { return LiveRegs.begin(); } in begin()
[all …]
DReachingDefAnalysis.h46 LiveRegsDefInfo LiveRegs; variable
DExecutionDomainFix.h120 LiveRegsDVInfo LiveRegs; variable
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
DGCNRegPressure.cpp278 GCNRPTracker::LiveRegSet LiveRegs; in getLiveRegs() local
285 LiveRegs[Reg] = LiveMask; in getLiveRegs()
287 return LiveRegs; in getLiveRegs()
296 if (&LiveRegs != LiveRegsCopy) in reset()
297 LiveRegs = *LiveRegsCopy; in reset()
299 LiveRegs = After ? getLiveRegsAfter(MI, LIS) in reset()
303 MaxPressure = CurPressure = getRegPressure(*MRI, LiveRegs); in reset()
324 auto LiveMask = LiveRegs[U.RegUnit]; in recede()
335 auto I = LiveRegs.find(Reg); in recede()
336 if (I == LiveRegs.end()) in recede()
[all …]
DGCNRegPressure.h104 LiveRegSet LiveRegs; variable
116 const decltype(LiveRegs) &getLiveRegs() const { return LiveRegs; } in decltype() argument
128 decltype(LiveRegs) moveLiveRegs() { in moveLiveRegs()
129 return std::move(LiveRegs); in moveLiveRegs()
132 static void printLiveRegs(raw_ostream &OS, const LiveRegSet& LiveRegs,
142 void reset(const MachineInstr &MI, const LiveRegSet *LiveRegs = nullptr);
166 bool reset(const MachineInstr &MI, const LiveRegSet *LiveRegs = nullptr);
254 Range &&LiveRegs) { in getRegPressure() argument
256 for (const auto &RM : LiveRegs) in getRegPressure()
DSIFrameLowering.cpp51 LivePhysRegs &LiveRegs, in findScratchNonCalleeSaveRegister() argument
57 LiveRegs.addReg(CSRegs[i]); in findScratchNonCalleeSaveRegister()
63 if (!MRI.isPhysRegUsed(Reg) && LiveRegs.available(MRI, Reg)) in findScratchNonCalleeSaveRegister()
68 if (LiveRegs.available(MRI, Reg)) in findScratchNonCalleeSaveRegister()
83 LivePhysRegs LiveRegs; in findUnusedSGPRNonCalleeSaved() local
84 LiveRegs.init(*MRI.getTargetRegisterInfo()); in findUnusedSGPRNonCalleeSaved()
86 MRI, LiveRegs, AMDGPU::SReg_32_XM0_XEXECRegClass, true); in findUnusedSGPRNonCalleeSaved()
92 static void buildPrologSpill(LivePhysRegs &LiveRegs, MachineBasicBlock &MBB, in buildPrologSpill() argument
121 MF->getRegInfo(), LiveRegs, AMDGPU::VGPR_32RegClass); in buildPrologSpill()
140 static void buildEpilogReload(LivePhysRegs &LiveRegs, MachineBasicBlock &MBB, in buildEpilogReload() argument
[all …]
DSIMachineScheduler.cpp1614 DAG->fillVgprSgprCost(LiveRegs.begin(), LiveRegs.end(), in pickBlock()
1626 : LiveRegs) dbgs() in pickBlock()
1688 (void) LiveRegs.insert(Reg); in addLiveRegs()
1696 std::set<unsigned>::iterator Pos = LiveRegs.find(Reg); in decreaseLiveRegs()
1697 assert (Pos != LiveRegs.end() && // Reg must be live. in decreaseLiveRegs()
1702 LiveRegs.erase(Pos); in decreaseLiveRegs()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
DX86FixupBWInsts.cpp147 LivePhysRegs LiveRegs; member in __anon85c792200111::FixupBWInstPass
170 LiveRegs.init(TII->getRegisterInfo()); in runOnMachineFunction()
206 if (!LiveRegs.contains(SuperDestReg)) { in getSuperRegDestIfDead()
214 if (!LiveRegs.contains(getX86SubSuperRegister(OrigDestReg, 16)) && in getSuperRegDestIfDead()
215 !LiveRegs.contains(getX86SubSuperRegister(SuperDestReg, 8, in getSuperRegDestIfDead()
436 LiveRegs.clear(); in processBasicBlock()
438 LiveRegs.addLiveOuts(MBB); in processBasicBlock()
450 LiveRegs.stepBackward(*MI); in processBasicBlock()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/SystemZ/
DSystemZPostRewrite.cpp171 LivePhysRegs LiveRegs(TII->getRegisterInfo()); in expandCondMove() local
172 LiveRegs.addLiveOuts(MBB); in expandCondMove()
174 LiveRegs.stepBackward(*I); in expandCondMove()
181 for (auto I = LiveRegs.begin(); I != LiveRegs.end(); ++I) in expandCondMove()
188 for (auto I = LiveRegs.begin(); I != LiveRegs.end(); ++I) in expandCondMove()
DSystemZShortenInst.cpp52 LivePhysRegs LiveRegs; member in __anon2c4c5cbd0111::SystemZShortenInst
89 if (LiveRegs.contains(OtherReg)) in shortenIIF()
144 if (!LiveRegs.contains(SystemZ::CC) && shortenOn001(MI, Opcode)) { in shortenOn001AddCC()
183 LiveRegs.clear(); in processBlock()
184 LiveRegs.addLiveOuts(MBB); in processBlock()
337 LiveRegs.stepBackward(MI); in processBlock()
350 LiveRegs.init(*TRI); in runOnMachineFunction()
DSystemZElimCompare.cpp703 LivePhysRegs LiveRegs(*TRI); in processBlock() local
704 LiveRegs.addLiveOuts(MBB); in processBlock()
705 bool CompleteCCUsers = !LiveRegs.contains(SystemZ::CC); in processBlock()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
DAArch64ExpandPseudoInsts.cpp241 LivePhysRegs LiveRegs; in expandCMP_SWAP() local
242 computeAndAddLiveIns(LiveRegs, *DoneBB); in expandCMP_SWAP()
243 computeAndAddLiveIns(LiveRegs, *StoreBB); in expandCMP_SWAP()
244 computeAndAddLiveIns(LiveRegs, *LoadCmpBB); in expandCMP_SWAP()
247 computeAndAddLiveIns(LiveRegs, *StoreBB); in expandCMP_SWAP()
249 computeAndAddLiveIns(LiveRegs, *LoadCmpBB); in expandCMP_SWAP()
334 LivePhysRegs LiveRegs; in expandCMP_SWAP_128() local
335 computeAndAddLiveIns(LiveRegs, *DoneBB); in expandCMP_SWAP_128()
336 computeAndAddLiveIns(LiveRegs, *StoreBB); in expandCMP_SWAP_128()
337 computeAndAddLiveIns(LiveRegs, *LoadCmpBB); in expandCMP_SWAP_128()
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/RISCV/
DRISCVExpandPseudoInsts.cpp389 LivePhysRegs LiveRegs; in expandAtomicBinOp() local
390 computeAndAddLiveIns(LiveRegs, *LoopMBB); in expandAtomicBinOp()
391 computeAndAddLiveIns(LiveRegs, *DoneMBB); in expandAtomicBinOp()
519 LivePhysRegs LiveRegs; in expandAtomicMinMaxOp() local
520 computeAndAddLiveIns(LiveRegs, *LoopHeadMBB); in expandAtomicMinMaxOp()
521 computeAndAddLiveIns(LiveRegs, *LoopIfBodyMBB); in expandAtomicMinMaxOp()
522 computeAndAddLiveIns(LiveRegs, *LoopTailMBB); in expandAtomicMinMaxOp()
523 computeAndAddLiveIns(LiveRegs, *DoneMBB); in expandAtomicMinMaxOp()
616 LivePhysRegs LiveRegs; in expandAtomicCmpXchg() local
617 computeAndAddLiveIns(LiveRegs, *LoopHeadMBB); in expandAtomicCmpXchg()
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/
DMipsExpandPseudo.cpp191 LivePhysRegs LiveRegs; in expandAtomicCmpSwapSubword() local
192 computeAndAddLiveIns(LiveRegs, *loop1MBB); in expandAtomicCmpSwapSubword()
193 computeAndAddLiveIns(LiveRegs, *loop2MBB); in expandAtomicCmpSwapSubword()
194 computeAndAddLiveIns(LiveRegs, *sinkMBB); in expandAtomicCmpSwapSubword()
195 computeAndAddLiveIns(LiveRegs, *exitMBB); in expandAtomicCmpSwapSubword()
292 LivePhysRegs LiveRegs; in expandAtomicCmpSwap() local
293 computeAndAddLiveIns(LiveRegs, *loop1MBB); in expandAtomicCmpSwap()
294 computeAndAddLiveIns(LiveRegs, *loop2MBB); in expandAtomicCmpSwap()
295 computeAndAddLiveIns(LiveRegs, *exitMBB); in expandAtomicCmpSwap()
566 LivePhysRegs LiveRegs; in expandAtomicBinOpSubword() local
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
DARMExpandPseudoInsts.cpp1019 LivePhysRegs LiveRegs; in ExpandCMP_SWAP() local
1020 computeAndAddLiveIns(LiveRegs, *DoneBB); in ExpandCMP_SWAP()
1021 computeAndAddLiveIns(LiveRegs, *StoreBB); in ExpandCMP_SWAP()
1022 computeAndAddLiveIns(LiveRegs, *LoadCmpBB); in ExpandCMP_SWAP()
1025 computeAndAddLiveIns(LiveRegs, *StoreBB); in ExpandCMP_SWAP()
1027 computeAndAddLiveIns(LiveRegs, *LoadCmpBB); in ExpandCMP_SWAP()
1139 LivePhysRegs LiveRegs; in ExpandCMP_SWAP_64() local
1140 computeAndAddLiveIns(LiveRegs, *DoneBB); in ExpandCMP_SWAP_64()
1141 computeAndAddLiveIns(LiveRegs, *StoreBB); in ExpandCMP_SWAP_64()
1142 computeAndAddLiveIns(LiveRegs, *LoadCmpBB); in ExpandCMP_SWAP_64()
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/subzero/src/
DIceCfgNode.cpp968 CfgVector<Variable *> LiveRegs; in emitRegisterUsage() local
980 LiveRegs.push_back(Var); in emitRegisterUsage()
984 std::sort(LiveRegs.begin(), LiveRegs.end(), in emitRegisterUsage()
989 for (Variable *Var : LiveRegs) { in emitRegisterUsage()

12