/third_party/mesa3d/src/nouveau/codegen/ |
D | nv50_ir_target_nvc0.cpp | 106 { OP_MIN, 0x3, 0x3, 0x0, 0x0, 0x2, 0x2 }, 198 OP_ADD, OP_MUL, OP_MAD, OP_FMA, OP_AND, OP_OR, OP_XOR, OP_MAX, OP_MIN, in initOpInfo() 204 OP_ADD, OP_MUL, OP_MAD, OP_FMA, OP_AND, OP_OR, OP_XOR, OP_MAX, OP_MIN in initOpInfo() 632 case OP_MIN: in getThroughput() 663 case OP_MIN: in getThroughput() 699 if ((a->op == OP_MIN || a->op == OP_MAX) && in canDualIssue() 700 (b->op == OP_MIN || b->op == OP_MAX)) in canDualIssue()
|
D | nv50_ir_lowering_gv100.cpp | 101 bld.mkCmp(OP_SET, (i->op == OP_MIN) ? CC_LT : CC_GT, i->dType, pred, in handleIMNMX() 304 case OP_MIN: in visit() 334 bld.mkCmp(OP_SET, (i->op == OP_MIN) ? CC_LT : CC_GT, TYPE_U32, pred, in handleDMNMX() 464 case OP_MIN: in visit()
|
D | nv50_ir_lowering_helper.cpp | 38 case OP_MIN: in visit() 201 insn->op = OP_MIN; in handleSAT()
|
D | nv50_ir_target_gm107.cpp | 220 case OP_MIN: in getLatency()
|
D | nv50_ir_target_nv50.cpp | 89 { OP_MIN, 0x3, 0x3, 0x0, 0x0, 0x2, 0x1, 0x1, 0x0 }, 116 OP_ADD, OP_MUL, OP_MAD, OP_FMA, OP_AND, OP_OR, OP_XOR, OP_MAX, OP_MIN, in initOpInfo()
|
D | nv50_ir_target_gv100.cpp | 35 OP_ADD, OP_MUL, OP_MAD, OP_FMA, OP_MAX, OP_MIN, in initOpInfo() 307 case OP_MIN: in getOpInfo()
|
D | nv50_ir_emit_nv50.cpp | 952 code[1] = (i->op == OP_MIN) ? 0xa0000000 : 0xc0000000; in emitMINMAX() 956 if (i->op == OP_MIN) in emitMINMAX() 2018 case OP_MIN: in emitInstruction()
|
D | nv50_ir.h | 75 OP_MIN, enumerator
|
D | nv50_ir_emit_gk110.cpp | 1034 code[1] |= (i->op == OP_MIN) ? 0x1c00 : 0x3c00; // [!]pt in emitMINMAX() 2616 case OP_MIN: in emitInstruction()
|
D | nv50_ir_lowering_nvc0.cpp | 1516 op = OP_MIN; in handleSharedATOMNVE4() 1608 op = OP_MIN; in handleSharedATOM() 2837 ind = bld.mkOp2v(OP_MIN, TYPE_U32, bld.getSSA(), in handleLDST()
|
D | nv50_ir_emit_nvc0.cpp | 1028 op = (i->op == OP_MIN) ? 0x080e000000000000ULL : 0x081e000000000000ULL; in emitMINMAX() 2786 case OP_MIN: in emitInstruction()
|
D | nv50_ir_lowering_nv50.cpp | 834 bld.mkOp2(OP_MIN, TYPE_U32, src, src, bld.loadImm(NULL, 511)); in handleTEX() 1533 op = OP_MIN; in handleSharedATOM()
|
D | nv50_ir_emit_gv100.cpp | 1897 case OP_MIN: in emitInstruction()
|
D | nv50_ir_from_nir.cpp | 440 return OP_MIN; in getOperation() 1824 mkOp2(OP_MIN, TYPE_F32, offs[c], getSrc(&insn->src[0], c), loadImm(NULL, 0.4375f)); in visit()
|
D | nv50_ir_peephole.cpp | 657 case OP_MIN: in expr() 2388 case OP_MIN: in visit()
|
D | nv50_ir_from_tgsi.cpp | 2516 mkOp2(OP_MIN, TYPE_F32, val3, val3, pos128); in handleLIT() 3125 mkOp2(OP_MIN, TYPE_F32, offs[c], fetchSrc(1, c), loadImm(NULL, 0.4375f)); in handleINTERP()
|
D | nv50_ir_emit_gm107.cpp | 3543 case OP_MIN: in emitInstruction()
|