/third_party/ltp/tools/sparse/sparse-src/validation/ |
D | repeat.h | 16 #define R15(P, S) R12(P,S##0) R12(P,S##1) R12(P,S##2) R12(P,S##3) R12(P,S##4) R12(P,S##5) R12(P,S##… macro 17 #define R16(P, S) R15(P,S##0) R15(P,S##1) 18 #define R17(P, S) R15(P,S##0) R15(P,S##1) R15(P,S##2) R15(P,S##3) 19 #define R18(P, S) R15(P,S##0) R15(P,S##1) R15(P,S##2) R15(P,S##3) R15(P,S##4) R15(P,S##5) R15(P,S##…
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Lanai/ |
D | LanaiRegisterInfo.td | 37 def RCA : LanaiReg<15, "rca", [R15]>, DwarfRegAlias<R15>; 49 R15, RCA, // register for constant addresses
|
/third_party/mesa3d/src/panfrost/bifrost/ |
D | README.md | 11 R8 - R15: general purpose 22 R0 - R15: general purpose (full threads)
|
/third_party/skia/third_party/externals/swiftshader/third_party/marl/src/ |
D | osfiber_asm_x64.h | 43 uintptr_t R15; member 66 static_assert(offsetof(marl_fiber_context, R15) == MARL_REG_R15,
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARC/ |
D | ARCRegisterInfo.td | 45 def R15 : Core<15, "%r15">, DwarfRegNum<[15]>; 72 R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15, R16, R17, R18, R19, 78 (add R0, R1, R2, R3, R12, R13, R14, R15)>;
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/MSP430/ |
D | MSP430CallingConv.td | 18 // i16 are returned in registers R12, R13, R14, R15 19 CCIfType<[i16], CCAssignToReg<[R12, R13, R14, R15]>>
|
D | MSP430RegisterInfo.cpp | 54 MSP430::R12, MSP430::R13, MSP430::R14, MSP430::R15, in getCalleeSavedRegs() 60 MSP430::R12, MSP430::R13, MSP430::R14, MSP430::R15, in getCalleeSavedRegs()
|
D | MSP430RegisterInfo.td | 68 def R15 : MSP430RegWithSubregs<15, "r15", [R15B]>; 81 (add R12, R13, R14, R15, R11, R10, R9, R8, R7, R6, R5,
|
/third_party/libunwind/src/x86_64/ |
D | init.h | 64 c->dwarf.loc[R15] = REG_INIT_LOC(c, r15, R15); in common_init()
|
D | Gget_save_loc.c | 46 case UNW_X86_64_R15: loc = c->dwarf.loc[R15]; break; in unw_get_save_loc()
|
D | unwind_i.h | 54 #define R15 15 macro
|
D | Gregs.c | 120 case UNW_X86_64_R15: loc = c->dwarf.loc[R15]; break; in tdep_access_reg()
|
D | Gos-solaris.c | 91 c->dwarf.loc[R15] = DWARF_LOC (ucontext + UC_MCONTEXT_GREGS_R15, 0); in x86_64_handle_signal_frame()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AVR/ |
D | AVRRegisterInfo.td | 59 def R15 : AVRReg<15, "r15">, DwarfRegNum<[15]>; 98 def R15R14 : AVRReg<14, "r15:r14", [R14, R15]>, DwarfRegNum<[14]>; 120 R28, R29, R17, R16, R15, R14, R13, R12, R11, R10, 127 add R15, R14, R13, R12, R11, R10, R9, R8, R7, R6, R5, R4, R3, R2, R0, R1
|
/third_party/musl/arch/x32/bits/ |
D | reg.h | 3 #define R15 0 macro
|
/third_party/musl/arch/x86_64/bits/ |
D | reg.h | 3 #define R15 0 macro
|
/third_party/rust/crates/libc/libc-test/semver/ |
D | fuchsia-x86_64.txt | 16 R15
|
D | android-x86_64.txt | 10 R15
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/MCTargetDesc/ |
D | X86MCTargetDesc.cpp | 171 {codeview::RegisterId::R15, X86::R15}, in initLLVMToSEHAndCVRegMapping() 657 case X86::R15B: case X86::R15W: case X86::R15D: case X86::R15: in getX86SubSuperRegisterOrZero() 694 case X86::R15B: case X86::R15W: case X86::R15D: case X86::R15: in getX86SubSuperRegisterOrZero() 730 case X86::R15B: case X86::R15W: case X86::R15D: case X86::R15: in getX86SubSuperRegisterOrZero() 766 case X86::R15B: case X86::R15W: case X86::R15D: case X86::R15: in getX86SubSuperRegisterOrZero() 767 return X86::R15; in getX86SubSuperRegisterOrZero()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
D | X86CallingConv.td | 64 let GPR_64 = [RAX, RCX, RDX, RDI, RSI, R8, R9, R10, R11, R12, R14, R15]; 71 let GPR_64 = [RAX, RCX, RDX, RDI, RSI, R8, R9, R12, R13, R14, R15]; 373 CCIfType<[i64], CCAssignToReg<[R15, RBP, RAX, RDX]>> 425 RAX, R10, R11, R13, R14, R15]>> 584 CCIfType<[i64], CCAssignToReg<[RBX, R12, RBP, R15, 678 CCAssignToReg<[R13, RBP, R12, RBX, R14, RSI, RDI, R8, R9, R15]>>, 699 CCIfType<[i64], CCAssignToReg<[R15, RBP, RSI, RDX, RCX, R8]>>, 1070 def CSR_64 : CalleeSavedRegs<(add RBX, R12, R13, R14, R15, RBP)>; 1077 def CSR_Win64_NoSSE : CalleeSavedRegs<(add RBX, RBP, RDI, RSI, R12, R13, R14, R15)>; 1107 R11, R12, R13, R14, R15, RBP, [all …]
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/ |
D | HexagonPseudo.td | 359 let Defs = [R14, R15, R28, R29, R30, R31, PC] in { 374 let Defs = [R14, R15, R28, R29, R30, R31, PC] in { 395 let Defs = [R14, R15, R28] in 398 let Defs = [R14, R15, R28], isExtended = 1, opExtendable = 0 in 401 let Defs = [R14, R15, R28, P0] in 404 let Defs = [R14, R15, R28, P0], isExtended = 1, opExtendable = 0 in
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Lanai/MCTargetDesc/ |
D | LanaiBaseInfo.h | 78 case Lanai::R15: in getLanaiRegisterNumbering()
|
/third_party/rust/crates/libc/src/fuchsia/ |
D | x86_64.rs | 121 pub const R15: ::c_int = 0; constant
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/Disassembler/ |
D | X86DisassemblerDecoder.h | 188 ENTRY(R15) 206 ENTRY(R15)
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/X86/ |
D | X86GenRegisterInfo.inc | 154 R15 = 134, 1966 …, X86::RDI, X86::R8, X86::R9, X86::R10, X86::R11, X86::RBX, X86::R14, X86::R15, X86::R12, X86::R13… 1996 …, X86::RDI, X86::R8, X86::R9, X86::R10, X86::R11, X86::RBX, X86::R14, X86::R15, X86::R12, X86::R13… 2006 …, X86::RDI, X86::R8, X86::R9, X86::R10, X86::R11, X86::RBX, X86::R14, X86::R15, X86::R12, X86::R13… 2730 { 15U, X86::R15 }, 2897 { 15U, X86::R15 }, 3090 { X86::R15, 15U }, 3240 { X86::R15, -2U }, 3390 { X86::R15, -2U }, 3540 { X86::R15, 15U }, [all …]
|