Home
last modified time | relevance | path

Searched refs:TGL_SBID_SET (Results 1 – 6 of 6) sorted by relevance

/third_party/mesa3d/src/intel/compiler/
Dtest_fs_scoreboard.cpp189 EXPECT_EQ(instruction(block0, 2)->sched, tgl_swsb_testcase(2, 0, TGL_SBID_SET)); in TEST_F()
214 EXPECT_EQ(instruction(block0, 0)->sched, tgl_swsb_sbid(TGL_SBID_SET, 0)); in TEST_F()
243 EXPECT_EQ(instruction(block0, 0)->sched, tgl_swsb_sbid(TGL_SBID_SET, 0)); in TEST_F()
249 EXPECT_EQ(instruction(block0, 2)->sched, tgl_swsb_sbid(TGL_SBID_SET, 1)); in TEST_F()
301 EXPECT_EQ(instruction(block0, 2)->sched, tgl_swsb_testcase(2, 0, TGL_SBID_SET)); in TEST_F()
325 EXPECT_EQ(instruction(block0, 0)->sched, tgl_swsb_sbid(TGL_SBID_SET, 0)); in TEST_F()
350 EXPECT_EQ(instruction(block0, 0)->sched, tgl_swsb_sbid(TGL_SBID_SET, 0)); in TEST_F()
356 EXPECT_EQ(instruction(block0, 2)->sched, tgl_swsb_sbid(TGL_SBID_SET, 1)); in TEST_F()
413 EXPECT_EQ(instruction(block0, 2)->sched, tgl_swsb_testcase(2, 0, TGL_SBID_SET)); in TEST_F()
437 EXPECT_EQ(instruction(block0, 0)->sched, tgl_swsb_sbid(TGL_SBID_SET, 0)); in TEST_F()
[all …]
Dbrw_eu_defines.h1095 TGL_SBID_SET = 4 enumerator
1197 swsb.mode = swsb.mode & TGL_SBID_SET; in tgl_swsb_dst_dep()
1230 return swsb.sbid | (swsb.mode & TGL_SBID_SET ? 0x40 : in tgl_swsb_encode()
1249 TGL_SBID_SET : TGL_SBID_DST }; in tgl_swsb_decode()
1256 return tgl_swsb_sbid(TGL_SBID_SET, x & 0xfu); in tgl_swsb_decode()
Dbrw_fs_scoreboard.cpp828 (!deps[i].exec_all || (dep.unordered & TGL_SBID_SET)) && in add_dependency()
829 (!dep.exec_all || (deps[i].unordered & TGL_SBID_SET))) in add_dependency()
940 if (find_unordered_dependency(deps, TGL_SBID_SET, exec_all)) in baked_unordered_dependency_mode()
941 return find_unordered_dependency(deps, TGL_SBID_SET, exec_all); in baked_unordered_dependency_mode()
977 unordered_mode == (is_unordered(inst) ? TGL_SBID_SET : in baked_ordered_dependency_mode()
1160 dependency(TGL_SBID_SET, ip, exec_all)); in gather_inst_dependencies()
1289 assert(!(sync->sched.mode & TGL_SBID_SET)); in emit_inst_dependencies()
Dbrw_ir_performance.cpp1403 if (inst->sched.mode & (TGL_SBID_SET | TGL_SBID_DST)) in issue_fs_inst()
1452 if (inst->sched.mode & TGL_SBID_SET) { in issue_fs_inst()
Dbrw_disasm.c1811 (swsb.mode & TGL_SBID_SET ? "" : in swsb()
Dbrw_fs_generator.cpp1405 assert(swsb.mode & TGL_SBID_SET); in generate_scratch_write()