/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
D | ISDOpcodes.h | 211 SDIVREM, UDIVREM, enumerator
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/SystemZ/ |
D | SystemZISelLowering.h | 94 UDIVREM, enumerator
|
D | SystemZOperators.td | 276 def z_udivrem : SDNode<"SystemZISD::UDIVREM", SDT_ZGR128Binary>;
|
D | SystemZISelLowering.cpp | 171 setOperationAction(ISD::UDIVREM, VT, Custom); in SystemZTargetLowering() 3533 lowerGR128Binary(DAG, DL, VT, SystemZISD::UDIVREM, in lowerUDIVREM() 5133 case ISD::UDIVREM: in LowerOperation() 5322 OPCODE(UDIVREM); in getTargetNodeName()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AVR/ |
D | AVRISelLowering.cpp | 155 setOperationAction(ISD::UDIVREM, VT, Custom); in AVRTargetLowering() 341 assert((Opcode == ISD::SDIVREM || Opcode == ISD::UDIVREM) && in LowerDivRem() 706 case ISD::UDIVREM: in LowerOperation()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
D | MipsSEISelLowering.cpp | 199 setOperationAction(ISD::UDIVREM, MVT::i64, Custom); in MipsSETargetLowering() 206 setOperationAction(ISD::UDIVREM, MVT::i32, Custom); in MipsSETargetLowering() 239 setOperationAction(ISD::UDIVREM, MVT::i32, Expand); in MipsSETargetLowering() 286 setOperationAction(ISD::UDIVREM, MVT::i64, Expand); in MipsSETargetLowering() 460 case ISD::UDIVREM: return lowerMulDiv(Op, MipsISD::DivRemU, true, true, in LowerOperation()
|
D | MipsISelLowering.cpp | 499 setTargetDAGCombine(ISD::UDIVREM); in MipsTargetLowering() 1162 case ISD::UDIVREM: in PerformDAGCombine()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/BPF/ |
D | BPFISelLowering.cpp | 87 setOperationAction(ISD::UDIVREM, VT, Expand); in BPFTargetLowering()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/ |
D | SelectionDAGDumper.cpp | 237 case ISD::UDIVREM: return "udivrem"; in getOperationName()
|
D | LegalizeIntegerTypes.cpp | 3637 if (TLI.getOperationAction(ISD::UDIVREM, VT) == TargetLowering::Custom) { in ExpandIntRes_UDIV() 3638 SDValue Res = DAG.getNode(ISD::UDIVREM, dl, DAG.getVTList(VT, VT), Ops); in ExpandIntRes_UDIV() 3664 if (TLI.getOperationAction(ISD::UDIVREM, VT) == TargetLowering::Custom) { in ExpandIntRes_UREM() 3665 SDValue Res = DAG.getNode(ISD::UDIVREM, dl, DAG.getVTList(VT, VT), Ops); in ExpandIntRes_UREM()
|
D | LegalizeVectorOps.cpp | 376 case ISD::UDIVREM: in LegalizeOp()
|
D | LegalizeDAG.cpp | 3280 unsigned DivRemOpc = isSigned ? ISD::SDIVREM : ISD::UDIVREM; in ExpandNode() 3299 unsigned DivRemOpc = isSigned ? ISD::SDIVREM : ISD::UDIVREM; in ExpandNode() 4173 case ISD::UDIVREM: in ConvertNodeToLibcall()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/MSP430/ |
D | MSP430ISelLowering.cpp | 134 setOperationAction(ISD::UDIVREM, MVT::i8, Promote); in MSP430TargetLowering() 140 setOperationAction(ISD::UDIVREM, MVT::i16, Expand); in MSP430TargetLowering()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
D | AMDGPUISelLowering.cpp | 315 setOperationAction(ISD::UDIVREM, VT, Custom); in AMDGPUTargetLowering() 385 setOperationAction(ISD::UDIVREM, VT, Expand); in AMDGPUTargetLowering() 1133 case ISD::UDIVREM: return LowerUDIVREM(Op, DAG); in LowerOperation() 1660 SDValue Res = DAG.getNode(ISD::UDIVREM, DL, DAG.getVTList(HalfVT, HalfVT), in LowerUDIVREM64() 2007 SDValue Div = DAG.getNode(ISD::UDIVREM, DL, DAG.getVTList(VT, VT), LHS, RHS); in LowerSDIVREM()
|
D | R600ISelLowering.cpp | 686 case ISD::UDIVREM: { in ReplaceNodeResults()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
D | ARMTargetTransformInfo.cpp | 982 case ISD::UDIVREM: in isHardwareLoopProfitable()
|
D | ARMISelLowering.cpp | 1188 setOperationAction(ISD::UDIVREM, MVT::i32, Custom); in ARMTargetLowering() 1190 setOperationAction(ISD::UDIVREM, MVT::i64, Custom); in ARMTargetLowering() 1193 setOperationAction(ISD::UDIVREM, MVT::i32, Expand); in ARMTargetLowering() 9370 case ISD::UDIVREM: return LowerDivRem(Op, DAG); in LowerOperation() 9441 case ISD::UDIVREM: in ReplaceNodeResults() 16190 assert((N->getOpcode() == ISD::SDIVREM || N->getOpcode() == ISD::UDIVREM || in getDivRemLibcall() 16208 assert((N->getOpcode() == ISD::SDIVREM || N->getOpcode() == ISD::UDIVREM || in getDivRemArgList() 16235 assert((Opcode == ISD::SDIVREM || Opcode == ISD::UDIVREM) && in LowerDivRem()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Lanai/ |
D | LanaiISelLowering.cpp | 109 setOperationAction(ISD::UDIVREM, MVT::i32, Expand); in LanaiTargetLowering()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/WebAssembly/ |
D | WebAssemblyISelLowering.cpp | 114 ISD::SDIVREM, ISD::UDIVREM, ISD::SHL_PARTS, ISD::SRA_PARTS, in WebAssemblyTargetLowering()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/ |
D | HexagonISelLowering.cpp | 1429 ISD::SDIVREM, ISD::UDIVREM, ISD::ROTL, ISD::ROTR, in HexagonTargetLowering() 1475 ISD::SREM, ISD::UREM, ISD::SDIVREM, ISD::UDIVREM, ISD::SADDO, in HexagonTargetLowering()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Sparc/ |
D | SparcISelLowering.cpp | 1498 setOperationAction(ISD::UDIVREM, MVT::i32, Expand); in SparcTargetLowering() 1505 setOperationAction(ISD::UDIVREM, MVT::i64, Expand); in SparcTargetLowering()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/Target/ |
D | TargetSelectionDAG.td | 363 def udivrem : SDNode<"ISD::UDIVREM" , SDTIntBinHiLoOp>;
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/RISCV/ |
D | RISCVISelLowering.cpp | 143 setOperationAction(ISD::UDIVREM, XLenVT, Expand); in RISCVTargetLowering()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
D | X86TargetTransformInfo.cpp | 3477 return TLI->isOperationLegal(IsSigned ? ISD::SDIVREM : ISD::UDIVREM, VT); in hasDivRemOp()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
D | AArch64ISelLowering.cpp | 363 setOperationAction(ISD::UDIVREM, VT, Expand); in AArch64TargetLowering() 367 setOperationAction(ISD::UDIVREM, MVT::i32, Expand); in AArch64TargetLowering() 368 setOperationAction(ISD::UDIVREM, MVT::i64, Expand); in AArch64TargetLowering()
|