Home
last modified time | relevance | path

Searched refs:VERT_RIGHT_PRED (Results 1 – 13 of 13) sorted by relevance

/third_party/ffmpeg/libavcodec/x86/
Dh264_intrapred_init.c227 h->pred8x8l [VERT_RIGHT_PRED ] = ff_pred8x8l_vertical_right_8_mmxext; in ff_h264_pred_init_x86()
232 h->pred4x4 [VERT_RIGHT_PRED ] = ff_pred4x4_vertical_right_8_mmxext; in ff_h264_pred_init_x86()
278 h->pred8x8l [VERT_RIGHT_PRED ] = ff_pred8x8l_vertical_right_8_sse2; in ff_h264_pred_init_x86()
308 h->pred8x8l [VERT_RIGHT_PRED ] = ff_pred8x8l_vertical_right_8_ssse3; in ff_h264_pred_init_x86()
354 h->pred4x4[VERT_RIGHT_PRED ] = ff_pred4x4_vertical_right_10_sse2; in ff_h264_pred_init_x86()
372 h->pred8x8l[VERT_RIGHT_PRED ] = ff_pred8x8l_vertical_right_10_sse2; in ff_h264_pred_init_x86()
384 h->pred4x4[VERT_RIGHT_PRED ] = ff_pred4x4_vertical_right_10_ssse3; in ff_h264_pred_init_x86()
390 h->pred8x8l[VERT_RIGHT_PRED ] = ff_pred8x8l_vertical_right_10_ssse3; in ff_h264_pred_init_x86()
397 h->pred4x4[VERT_RIGHT_PRED ] = ff_pred4x4_vertical_right_10_avx; in ff_h264_pred_init_x86()
406 h->pred8x8l[VERT_RIGHT_PRED ] = ff_pred8x8l_vertical_right_10_avx; in ff_h264_pred_init_x86()
/third_party/ffmpeg/libavcodec/
Dvp9data.c81 { -DIAG_DOWN_RIGHT_PRED, -VERT_RIGHT_PRED }, // '11101x'
443 [VERT_RIGHT_PRED] = ADST_DCT,
Dvp9prob.c236 s2 = c[HOR_PRED] + c[DIAG_DOWN_RIGHT_PRED] + c[VERT_RIGHT_PRED]; in ff_vp9_adapt_probs()
241 adapt_prob(&pp[5], c[DIAG_DOWN_RIGHT_PRED], c[VERT_RIGHT_PRED], in ff_vp9_adapt_probs()
261 s2 = c[HOR_PRED] + c[DIAG_DOWN_RIGHT_PRED] + c[VERT_RIGHT_PRED]; in ff_vp9_adapt_probs()
266 adapt_prob(&pp[5], c[DIAG_DOWN_RIGHT_PRED], c[VERT_RIGHT_PRED], in ff_vp9_adapt_probs()
Dvp9.h51 VERT_RIGHT_PRED, enumerator
Dvp9recon.c56 [VERT_RIGHT_PRED] = { { VERT_RIGHT_PRED, VERT_RIGHT_PRED }, in check_intra_mode()
57 { VERT_RIGHT_PRED, VERT_RIGHT_PRED } }, in check_intra_mode()
80 [VERT_RIGHT_PRED] = { .needs_left = 1, .needs_top = 1, in check_intra_mode()
Dh264pred.h43 #define VERT_RIGHT_PRED 5 macro
Dvp8data.h174 { -DIAG_DOWN_RIGHT_PRED, -VERT_RIGHT_PRED }, // '111010', '111011'
Dh264pred.c436 h->pred4x4[VERT_RIGHT_PRED ]= FUNCC(pred4x4_vertical_right , depth);\ in ff_h264_pred_init()
461 h->pred4x4[VERT_RIGHT_PRED ]= FUNCC(pred4x4_vertical_right , depth);\ in ff_h264_pred_init()
478 h->pred8x8l[VERT_RIGHT_PRED ]= FUNCC(pred8x8l_vertical_right , depth);\ in ff_h264_pred_init()
Drv34.c954 VERT_RIGHT_PRED, VERT_LEFT_PRED, HOR_UP_PRED, HOR_DOWN_PRED,
Dvp8.c1661 case VERT_RIGHT_PRED: in check_intra_pred4x4_mode_emuedge()
Dvp9dsp_template.c1105 dsp->intra_pred[tx][VERT_RIGHT_PRED] = vert_right_##sz##_c; \ in FUNC()
/third_party/ffmpeg/tests/checkasm/
Dh264pred.c39 [VERT_RIGHT_PRED ] = "vertical_right",
216 … if ((pred_mode == DIAG_DOWN_RIGHT_PRED || pred_mode == VERT_RIGHT_PRED) && !has_topleft) in check_pred8x8l()
Dvp9dsp.c66 [VERT_RIGHT_PRED] = "vert_right", in check_ipred()