| /third_party/openssl/crypto/sm3/ |
| D | sm3.c | 35 W08, W09, W10, W11, W12, W13, W14, W15; in ossl_sm3_block_data_order() local
62 (void)HOST_c2l(data, W10); in ossl_sm3_block_data_order()
70 W00 = EXPAND(W00, W07, W13, W03, W10); in ossl_sm3_block_data_order()
76 W03 = EXPAND(W03, W10, W00, W06, W13); in ossl_sm3_block_data_order()
81 R1(C, D, A, B, G, H, E, F, 0x7311465E, W06, W06 ^ W10); in ossl_sm3_block_data_order()
84 W07 = EXPAND(W07, W14, W04, W10, W01); in ossl_sm3_block_data_order()
89 R1(C, D, A, B, G, H, E, F, 0x311465E7, W10, W10 ^ W14); in ossl_sm3_block_data_order()
90 W10 = EXPAND(W10, W01, W07, W13, W04); in ossl_sm3_block_data_order()
96 W13 = EXPAND(W13, W04, W10, W00, W07); in ossl_sm3_block_data_order()
102 W00 = EXPAND(W00, W07, W13, W03, W10); in ossl_sm3_block_data_order()
[all …]
|
| D | sm3_local.h | 51 #define EXPAND(W0,W7,W13,W3,W10) \ argument
52 (P1(W0 ^ W7 ^ ROTATE(W13, 15)) ^ ROTATE(W3, 7) ^ W10)
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/BPF/ |
| D | BPFRegisterInfo.td | 43 W10 // Frame Ptr
|
| D | BPFRegisterInfo.cpp | 39 markSuperRegs(Reserved, BPF::W10); // [W|R]10 is read only frame pointer in getReservedRegs()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/Utils/ |
| D | AArch64BaseInfo.h | 41 case AArch64::X10: return AArch64::W10; in getWRegFromXReg()
81 case AArch64::W10: return AArch64::X10; in getXRegFromWReg()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/BPF/Disassembler/ |
| D | BPFDisassembler.cpp | 113 BPF::W6, BPF::W7, BPF::W8, BPF::W9, BPF::W10, BPF::W11};
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/ |
| D | HexagonRegisterInfo.cpp | 74 W0, W1, W2, W3, W4, W5, W6, W7, W8, W9, W10, W11, W12, W13, W14, W15, 0 in getCallerSavedRegs()
|
| D | HexagonRegisterInfo.td | 201 def W10 : Rd<20, "v21:20", [V20, V21]>, DwarfRegNum<[119]>;
216 def VQ5 : Rd<20, "v23:20", [W10, W11]>, DwarfRegNum<[257]>;
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/MCTargetDesc/ |
| D | AArch64MCTargetDesc.cpp | 75 {codeview::RegisterId::ARM64_W10, AArch64::W10}, in initLLVMToCVRegMapping()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
| D | AArch64RegisterInfo.td | 70 def W10 : AArch64Reg<10, "w10">, DwarfRegNum<[10]>;
105 def X10 : AArch64Reg<10, "x10", [W10]>, DwarfRegAlias<W10>;
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/Mips/ |
| D | MipsGenRegisterInfo.inc | 377 W10 = 357,
1917 …ips::W3, Mips::W4, Mips::W5, Mips::W6, Mips::W7, Mips::W8, Mips::W9, Mips::W10, Mips::W11, Mips::W…
2557 …ips::W3, Mips::W4, Mips::W5, Mips::W6, Mips::W7, Mips::W8, Mips::W9, Mips::W10, Mips::W11, Mips::W…
2567 …ips::W3, Mips::W4, Mips::W5, Mips::W6, Mips::W7, Mips::W8, Mips::W9, Mips::W10, Mips::W11, Mips::W…
2577 …ips::W3, Mips::W4, Mips::W5, Mips::W6, Mips::W7, Mips::W8, Mips::W9, Mips::W10, Mips::W11, Mips::W…
2587 …ips::W3, Mips::W4, Mips::W5, Mips::W6, Mips::W7, Mips::W8, Mips::W9, Mips::W10, Mips::W11, Mips::W…
2597 …Mips::W0, Mips::W2, Mips::W4, Mips::W6, Mips::W8, Mips::W10, Mips::W12, Mips::W14, Mips::W16, Mips…
3019 { Mips::W10, 42U },
3223 { Mips::W10, 42U },
|
| D | MipsGenAsmMatcher.inc | 4353 case Mips::W10: OpKind = MCK_MSA128WEvens; break;
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/Disassembler/ |
| D | HexagonDisassembler.cpp | 608 Hexagon::W8, Hexagon::W9, Hexagon::W10, Hexagon::W11, in DecodeHvxWRRegisterClass()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/AArch64/ |
| D | AArch64GenRegisterInfo.inc | 215 W10 = 195,
2224 { AArch64::W10 },
2320 … AArch64::W5, AArch64::W6, AArch64::W7, AArch64::W8, AArch64::W9, AArch64::W10, AArch64::W11, AArc…
2340 … AArch64::W5, AArch64::W6, AArch64::W7, AArch64::W8, AArch64::W9, AArch64::W10, AArch64::W11, AArc…
2350 … AArch64::W5, AArch64::W6, AArch64::W7, AArch64::W8, AArch64::W9, AArch64::W10, AArch64::W11, AArc…
2360 … AArch64::W5, AArch64::W6, AArch64::W7, AArch64::W8, AArch64::W9, AArch64::W10, AArch64::W11, AArc…
3559 { 10U, AArch64::W10 },
3676 { 10U, AArch64::W10 },
3976 { AArch64::W10, 10U },
4255 { AArch64::W10, 10U },
[all …]
|
| D | AArch64GenAsmMatcher.inc | 11240 case AArch64::W10: OpKind = MCK_GPR32common; break;
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/Disassembler/ |
| D | AArch64Disassembler.cpp | 464 AArch64::W10, AArch64::W11, AArch64::W12, AArch64::W13, AArch64::W14,
|