Searched refs:and_mask (Results 1 – 6 of 6) sorted by relevance
| /third_party/skia/third_party/externals/swiftshader/third_party/SPIRV-Tools/source/opt/ |
| D | amd_ext_to_khr.cpp | 364 Instruction* and_mask = ir_builder.AddBinaryOp(uint_type_id, SpvOpBitwiseOr, in ReplaceSwizzleInvocationsMasked() local
367 uint_type_id, SpvOpBitwiseAnd, id->result_id(), and_mask->result_id()); in ReplaceSwizzleInvocationsMasked()
|
| /third_party/skia/third_party/externals/spirv-tools/source/opt/ |
| D | amd_ext_to_khr.cpp | 364 Instruction* and_mask = ir_builder.AddBinaryOp(uint_type_id, SpvOpBitwiseOr, in ReplaceSwizzleInvocationsMasked() local
367 uint_type_id, SpvOpBitwiseAnd, id->result_id(), and_mask->result_id()); in ReplaceSwizzleInvocationsMasked()
|
| /third_party/spirv-tools/source/opt/ |
| D | amd_ext_to_khr.cpp | 364 Instruction* and_mask = ir_builder.AddBinaryOp(uint_type_id, SpvOpBitwiseOr, in ReplaceSwizzleInvocationsMasked() local
367 uint_type_id, SpvOpBitwiseAnd, id->result_id(), and_mask->result_id()); in ReplaceSwizzleInvocationsMasked()
|
| /third_party/libxml2/ |
| D | xmlschemastypes.c | 4116 unsigned char xmask, ymask, xor_mask, and_mask; in xmlSchemaCompareDates() local
4315 and_mask = xmask & ymask; /* mark field specification */ in xmlSchemaCompareDates()
4320 else if (and_mask & 1) { in xmlSchemaCompareDates()
4330 else if (and_mask & 2) { in xmlSchemaCompareDates()
4340 else if (and_mask & 4) { in xmlSchemaCompareDates()
4350 else if (and_mask & 8) { in xmlSchemaCompareDates()
|
| /third_party/mesa3d/src/amd/llvm/ |
| D | ac_llvm_build.c | 3379 static inline unsigned ds_pattern_bitmode(unsigned and_mask, unsigned or_mask, unsigned xor_mask) in ds_pattern_bitmode() argument
3381 assert(and_mask < 32 && or_mask < 32 && xor_mask < 32); in ds_pattern_bitmode()
3382 return and_mask | (or_mask << 5) | (xor_mask << 10); in ds_pattern_bitmode()
|
| /third_party/mesa3d/src/amd/compiler/ |
| D | aco_instruction_selection.cpp | 237 unsigned and_mask = mask & 0x1f; in emit_masked_swizzle() local
243 if (and_mask == 0x1f && or_mask < 4 && xor_mask < 4) { in emit_masked_swizzle()
248 } else if (and_mask == 0x1f && !or_mask && xor_mask == 8) { in emit_masked_swizzle()
250 } else if (and_mask == 0x1f && !or_mask && xor_mask == 0xf) { in emit_masked_swizzle()
252 } else if (and_mask == 0x1f && !or_mask && xor_mask == 0x7) { in emit_masked_swizzle()
254 } else if (ctx->options->gfx_level >= GFX10 && (and_mask & 0x18) == 0x18 && or_mask < 8 && in emit_masked_swizzle()
259 ret.instr->dpp8().lane_sel[i] = (((i & and_mask) | or_mask) ^ xor_mask) & 0x7; in emit_masked_swizzle()
|