| /third_party/mesa3d/src/amd/vulkan/winsys/amdgpu/ |
| D | radv_amdgpu_bo.c | 113 uint64_t bo_offset) in radv_amdgpu_winsys_bo_virtual_bind() argument
131 r = radv_amdgpu_bo_va_op(ws, bo->bo, bo_offset, size, parent->base.va + offset, 0, 0, in radv_amdgpu_winsys_bo_virtual_bind()
155 bo_offset = 0; in radv_amdgpu_winsys_bo_virtual_bind()
196 offset - bo_offset == parent->ranges[first].offset - parent->ranges[first].bo_offset)) { in radv_amdgpu_winsys_bo_virtual_bind()
199 bo_offset = parent->ranges[first].bo_offset; in radv_amdgpu_winsys_bo_virtual_bind()
206 offset - bo_offset == parent->ranges[last].offset - parent->ranges[last].bo_offset)) { in radv_amdgpu_winsys_bo_virtual_bind()
229 new_last.bo_offset += (offset + size - new_last.offset); in radv_amdgpu_winsys_bo_virtual_bind()
248 parent->ranges[new_idx].bo_offset = bo_offset; in radv_amdgpu_winsys_bo_virtual_bind()
431 bo->ranges[0].bo_offset = 0; in radv_amdgpu_winsys_bo_create()
|
| D | radv_amdgpu_bo.h | 38 uint64_t bo_offset; member
|
| /third_party/mesa3d/src/imagination/vulkan/ |
| D | pvr_job_transfer.c | 88 transfer_cmd->src->vma->bo->map + transfer_cmd->src->vma->bo_offset; in pvr_transfer_job_submit()
90 transfer_cmd->dst->vma->bo->map + transfer_cmd->dst->vma->bo_offset; in pvr_transfer_job_submit()
|
| /third_party/mesa3d/src/gallium/drivers/freedreno/a6xx/ |
| D | fd6_pack.h | 35 uint32_t bo_offset; member
62 OUT_RELOC(ring, regs[i].bo, regs[i].bo_offset, regs[i].value, \
|
| D | fd6_const.c | 85 CP_LOAD_STATE6_EXT_SRC_ADDR(.bo = bo, .bo_offset = offset)); in fd6_emit_const_bo()
92 CP_LOAD_STATE6_EXT_SRC_ADDR(.bo = bo, .bo_offset = offset)); in fd6_emit_const_bo()
|
| D | fd6_gmem.c | 132 A6XX_RB_MRT_BASE(i, .bo = rsc->bo, .bo_offset = offset), in emit_mrt()
174 A6XX_RB_DEPTH_BUFFER_BASE(.bo = rsc->bo, .bo_offset = offset), in emit_zs()
216 A6XX_RB_STENCIL_BUFFER_BASE(.bo = rsc->stencil->bo, .bo_offset = offset), in emit_zs()
443 .bo_offset = in update_vsc_pipe()
1015 A6XX_RB_BLIT_DST(.bo = rsc->bo, .bo_offset = offset), in emit_blit()
|
| /third_party/mesa3d/src/freedreno/vulkan/ |
| D | tu_cs.h | 423 uint32_t bo_offset; member
445 uint64_t v = regs[i].bo->iova + regs[i].bo_offset; \
|
| D | tu_cmd_buffer.c | 898 .bo_offset = gb_offset(bcolor_builtin))); in tu6_init_hw()
901 .bo_offset = gb_offset(bcolor_builtin))); in tu6_init_hw()
935 A6XX_VSC_DRAW_STRM_SIZE_ADDRESS(.bo = vsc_bo, .bo_offset = size0)); in tu6_init_hw()
940 … .bo_offset = cmd->vsc_prim_strm_pitch * MAX_VSC_PIPES)); in tu6_init_hw()
|
| /third_party/mesa3d/src/gallium/drivers/crocus/ |
| D | crocus_monitor.c | 158 uint32_t bo_offset)
162 ice->vtbl.store_register_mem32(batch, GEN9_RPSTAT0, bo, bo_offset, false);
|
| /third_party/mesa3d/src/intel/vulkan/ |
| D | anv_allocator.c | 585 int32_t bo_offset = 0; in anv_block_pool_map() local
587 if (offset < bo_offset + iter_bo->size) { in anv_block_pool_map()
591 bo_offset += iter_bo->size; in anv_block_pool_map()
594 assert(offset >= bo_offset); in anv_block_pool_map()
595 assert((offset - bo_offset) + size <= bo->size); in anv_block_pool_map()
597 return bo->map + (offset - bo_offset); in anv_block_pool_map()
|
| /third_party/mesa3d/src/amd/vulkan/ |
| D | radv_radeon_winsys.h | 259 uint64_t bo_offset);
|
| D | radv_cmd_buffer.c | 3415 unsigned bo_offset; in radv_flush_push_descriptors() local
3418 &bo_offset)) in radv_flush_push_descriptors()
3422 set->header.va += bo_offset; in radv_flush_push_descriptors()
5333 unsigned bo_offset; in radv_meta_push_descriptor_set() local
5341 if (!radv_cmd_buffer_upload_alloc(cmd_buffer, push_set->header.size, &bo_offset, in radv_meta_push_descriptor_set()
5346 push_set->header.va += bo_offset; in radv_meta_push_descriptor_set()
|
| /third_party/mesa3d/src/gallium/drivers/zink/ |
| D | zink_bo.c | 726 …screen *screen, struct zink_resource *res, struct zink_bo *bo, uint32_t bo_offset, uint32_t offset… in buffer_commit_single() argument
748 …mem_bind.memoryOffset = bo_offset * ZINK_SPARSE_BUFFER_PAGE_SIZE + (commit ? (bo->mem ? 0 : bo->of… in buffer_commit_single()
900 …screen *screen, struct zink_resource *res, struct zink_bo *bo, uint32_t bo_offset, uint32_t offset… in texture_commit_miptail() argument
920 mem_bind.memoryOffset = bo_offset + (commit ? (bo->mem ? 0 : bo->offset) : 0); in texture_commit_miptail()
|
| /third_party/mesa3d/src/panfrost/vulkan/ |
| D | panvk_private.h | 494 VkDeviceSize bo_offset; member
503 return buffer->bo->ptr.gpu + buffer->bo_offset + offset; in panvk_buffer_gpu_ptr()
|
| D | panvk_device.c | 1332 buffer->bo_offset = pBindInfos[i].memoryOffset; in panvk_BindBufferMemory2()
|
| D | panvk_vX_cmd_buffer.c | 825 cmdbuf->state.ib.buffer->bo_offset + in panvk_index_minmax_search()
|
| /third_party/mesa3d/src/imagination/vulkan/winsys/ |
| D | pvr_winsys.h | 131 VkDeviceSize bo_offset; member
|
| /third_party/mesa3d/docs/relnotes/ |
| D | 17.2.6.rst | 76 - cherry-ignore: anv/cmd_buffer: Take bo_offset into account in fast
|
| D | 22.0.0.rst | 709 - turnip: respect buf->bo_offset in transform feedback
|
| /third_party/mesa3d/src/imagination/vulkan/winsys/pvrsrvkm/ |
| D | pvr_srv_bo.c | 563 vma->bo_offset = offset; in pvr_srv_winsys_vma_map()
|
| /third_party/mesa3d/src/gallium/drivers/nouveau/nvc0/ |
| D | nve4_compute.c | 823 uint32_t length, uint32_t bo_offset) in nve4_upload_indirect_desc() argument
837 nouveau_pushbuf_data(push, res->bo, bo_offset, in nve4_upload_indirect_desc()
|