Home
last modified time | relevance | path

Searched refs:cs_check_space (Results 1 – 10 of 10) sorted by relevance

/third_party/mesa3d/src/gallium/include/winsys/
Dradeon_winsys.h580 bool (*cs_check_space)(struct radeon_cmdbuf *cs, unsigned dw); member
/third_party/mesa3d/src/gallium/drivers/r600/
Dr600_hw_context.c87 if (!ctx->b.ws->cs_check_space(&ctx->b.gfx.cs, num_dw)) { in r600_need_cs_space()
Dr600_pipe_common.c266 if (!ctx->ws->cs_check_space(&ctx->dma.cs, num_dw) || in r600_need_dma_space()
/third_party/mesa3d/src/gallium/winsys/radeon/drm/
Dradeon_drm_cs.c869 ws->base.cs_check_space = radeon_drm_cs_check_space; in radeon_drm_cs_init_functions()
/third_party/mesa3d/src/gallium/drivers/r300/
Dr300_blit.c396 if (!r300->rws->cs_check_space(&r300->cs, dwords)) { in r300_clear()
Dr300_render.c220 if (!r300->rws->cs_check_space(&r300->cs, cs_dwords)) { in r300_reserve_cs_dwords()
/third_party/mesa3d/src/gallium/drivers/radeonsi/
Dsi_pipe.h1954 ctx->ws->cs_check_space(cs, si_get_minimum_num_gfx_cs_dwords(ctx, num_draws))) in si_need_gfx_cs_space()
/third_party/mesa3d/src/gallium/winsys/amdgpu/drm/
Damdgpu_cs.c1860 ws->base.cs_check_space = amdgpu_cs_check_space; in amdgpu_cs_init_functions()
/third_party/mesa3d/docs/relnotes/
D22.0.0.rst2779 - winsys/amdgpu: remove force_chaining parameter from cs_check_space
2780 - winsys/amdgpu: set max_ib_size and max_check_space_size later in cs_check_space
D19.1.0.rst3652 - winsys/amdgpu: cs_check_space sets the minimum IB size for future IBs