Home
last modified time | relevance | path

Searched refs:db_depth_control (Results 1 – 6 of 6) sorted by relevance

/third_party/mesa3d/src/gallium/drivers/r600/
Dr600_state.c410 unsigned db_depth_control, alpha_test_control, alpha_ref; in r600_create_dsa_state() local
425 db_depth_control = S_028800_Z_ENABLE(state->depth_enabled) | in r600_create_dsa_state()
431 db_depth_control |= S_028800_STENCIL_ENABLE(1); in r600_create_dsa_state()
432 db_depth_control |= S_028800_STENCILFUNC(state->stencil[0].func); /* translates straight */ in r600_create_dsa_state()
433 db_depth_control |= S_028800_STENCILFAIL(r600_translate_stencil_op(state->stencil[0].fail_op)); in r600_create_dsa_state()
434 db_depth_control |= S_028800_STENCILZPASS(r600_translate_stencil_op(state->stencil[0].zpass_op)); in r600_create_dsa_state()
435 db_depth_control |= S_028800_STENCILZFAIL(r600_translate_stencil_op(state->stencil[0].zfail_op)); in r600_create_dsa_state()
438 db_depth_control |= S_028800_BACKFACE_ENABLE(1); in r600_create_dsa_state()
439 db_depth_control |= S_028800_STENCILFUNC_BF(state->stencil[1].func); /* translates straight */ in r600_create_dsa_state()
440db_depth_control |= S_028800_STENCILFAIL_BF(r600_translate_stencil_op(state->stencil[1].fail_op)); in r600_create_dsa_state()
[all …]
Devergreen_state.c422 unsigned db_depth_control, alpha_test_control, alpha_ref; in evergreen_create_dsa_state() local
437 db_depth_control = S_028800_Z_ENABLE(state->depth_enabled) | in evergreen_create_dsa_state()
443 db_depth_control |= S_028800_STENCIL_ENABLE(1); in evergreen_create_dsa_state()
444 db_depth_control |= S_028800_STENCILFUNC(state->stencil[0].func); /* translates straight */ in evergreen_create_dsa_state()
445 db_depth_control |= S_028800_STENCILFAIL(r600_translate_stencil_op(state->stencil[0].fail_op)); in evergreen_create_dsa_state()
446 db_depth_control |= S_028800_STENCILZPASS(r600_translate_stencil_op(state->stencil[0].zpass_op)); in evergreen_create_dsa_state()
447 db_depth_control |= S_028800_STENCILZFAIL(r600_translate_stencil_op(state->stencil[0].zfail_op)); in evergreen_create_dsa_state()
450 db_depth_control |= S_028800_BACKFACE_ENABLE(1); in evergreen_create_dsa_state()
451 db_depth_control |= S_028800_STENCILFUNC_BF(state->stencil[1].func); /* translates straight */ in evergreen_create_dsa_state()
452db_depth_control |= S_028800_STENCILFAIL_BF(r600_translate_stencil_op(state->stencil[1].fail_op)); in evergreen_create_dsa_state()
[all …]
/third_party/mesa3d/src/gallium/drivers/radeonsi/
Dsi_state.c1321 unsigned db_depth_control; in si_create_dsa_state() local
1333 db_depth_control = in si_create_dsa_state()
1339 db_depth_control |= S_028800_STENCIL_ENABLE(1); in si_create_dsa_state()
1340 db_depth_control |= S_028800_STENCILFUNC(state->stencil[0].func); in si_create_dsa_state()
1349 db_depth_control |= S_028800_BACKFACE_ENABLE(1); in si_create_dsa_state()
1350 db_depth_control |= S_028800_STENCILFUNC_BF(state->stencil[1].func); in si_create_dsa_state()
1370 si_pm4_set_reg(pm4, R_028800_DB_DEPTH_CONTROL, db_depth_control); in si_create_dsa_state()
/third_party/mesa3d/src/amd/vulkan/
Dradv_pipeline.c2205 uint32_t db_depth_control = 0; in radv_pipeline_init_depth_stencil_state() local
2217 db_depth_control = S_028800_Z_ENABLE(info->ds.depth_test_enable) | in radv_pipeline_init_depth_stencil_state()
2224 db_depth_control |= S_028800_STENCIL_ENABLE(1) | S_028800_BACKFACE_ENABLE(1); in radv_pipeline_init_depth_stencil_state()
2225 db_depth_control |= S_028800_STENCILFUNC(info->ds.front.compare_op); in radv_pipeline_init_depth_stencil_state()
2226 db_depth_control |= S_028800_STENCILFUNC_BF(info->ds.back.compare_op); in radv_pipeline_init_depth_stencil_state()
2262 pipeline->db_depth_control = db_depth_control; in radv_pipeline_init_depth_stencil_state()
Dradv_cmd_buffer.c1557 cmd_buffer->state.emitted_graphics_pipeline->db_depth_control != pipeline->db_depth_control) in radv_emit_graphics_pipeline()
1822 unsigned db_depth_control = cmd_buffer->state.graphics_pipeline->db_depth_control; in radv_emit_depth_control() local
1825 db_depth_control &= C_028800_Z_ENABLE & in radv_emit_depth_control()
1834 db_depth_control |= S_028800_Z_ENABLE(d->depth_test_enable ? 1 : 0) | in radv_emit_depth_control()
1843 radeon_set_context_reg(cmd_buffer->cs, R_028800_DB_DEPTH_CONTROL, db_depth_control); in radv_emit_depth_control()
Dradv_private.h2155 unsigned db_depth_control; member