/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
D | X86RegisterInfo.h | 70 getSubClassWithSubReg(const TargetRegisterClass *RC,
|
D | X86RegisterInfo.cpp | 87 X86RegisterInfo::getSubClassWithSubReg(const TargetRegisterClass *RC, in getSubClassWithSubReg() function in X86RegisterInfo 95 return X86GenRegisterInfo::getSubClassWithSubReg(RC, Idx); in getSubClassWithSubReg() 104 A = X86GenRegisterInfo::getSubClassWithSubReg(A, X86::sub_8bit_hi); in getMatchingSuperRegClass()
|
D | X86InstructionSelector.cpp | 756 SrcRC = TRI.getSubClassWithSubReg(SrcRC, SubIdx); in selectTruncOrPtrToInt() 1219 SrcRC = TRI.getSubClassWithSubReg(SrcRC, SubIdx); in emitExtractSubreg()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
D | AArch64RegisterInfo.h | 60 getSubClassWithSubReg(const TargetRegisterClass *RC,
|
D | AArch64RegisterInfo.cpp | 103 AArch64RegisterInfo::getSubClassWithSubReg(const TargetRegisterClass *RC, in getSubClassWithSubReg() function in AArch64RegisterInfo 112 return AArch64GenRegisterInfo::getSubClassWithSubReg(RC, Idx); in getSubClassWithSubReg()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/ |
D | InstrEmitter.cpp | 452 const TargetRegisterClass *RC = TRI->getSubClassWithSubReg(VRC, SubIdx); in ConstrainForSubReg() 465 RC = TRI->getSubClassWithSubReg(TLI->getRegClassFor(VT, isDivergent), SubIdx); in ConstrainForSubReg() 571 SRC = TRI->getSubClassWithSubReg(SRC, SubIdx); in EmitSubregNode()
|
D | FastISel.cpp | 2236 MRI.constrainRegClass(Op0, TRI.getSubClassWithSubReg(RC, Idx)); in fastEmitInst_extractsubreg()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
D | SIFormMemoryClauses.cpp | 167 if (TRI->getSubClassWithSubReg(RC, Idx) != RC) in forAllLanes()
|
D | SIInstrInfo.h | 827 assert(RI.getRegSizeInBits(*RI.getSubClassWithSubReg( in getOpSize()
|
D | AMDGPUInstructionSelector.cpp | 619 Src0RC = TRI.getSubClassWithSubReg(Src0RC, SubReg); in selectG_INSERT() 1282 SrcRC = TRI.getSubClassWithSubReg(SrcRC, SubRegIdx); in selectG_TRUNC()
|
D | AMDGPUISelDAGToDAG.cpp | 601 return Subtarget->getRegisterInfo()->getSubClassWithSubReg(SuperRC, in getOperandRegClass()
|
D | SIInstrInfo.cpp | 4290 const TargetRegisterClass *OpRC = RI.getSubClassWithSubReg( in legalizeGenericOperand()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
D | TargetRegisterInfo.h | 552 getSubClassWithSubReg(const TargetRegisterClass *RC, unsigned Idx) const { in getSubClassWithSubReg() function
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
D | PeepholeOptimizer.cpp | 475 DstRC = TRI->getSubClassWithSubReg(DstRC, SubIdx); in INITIALIZE_PASS_DEPENDENCY() 485 TRI->getSubClassWithSubReg(MRI->getRegClass(SrcReg), SubIdx) != nullptr; in INITIALIZE_PASS_DEPENDENCY()
|
D | MachineInstr.cpp | 911 CurRC = TRI->getSubClassWithSubReg(CurRC, SubIdx); in getRegClassConstraintEffect()
|
D | SplitKit.cpp | 564 if (TRI.getSubClassWithSubReg(RC, Idx) != RC) in buildCopy()
|
D | MachineVerifier.cpp | 1772 TRI->getSubClassWithSubReg(RC, SubIdx); in visitMachineOperand()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/PowerPC/ |
D | PPCGenRegisterInfo.inc | 3847 …const TargetRegisterClass *getSubClassWithSubReg(const TargetRegisterClass*, unsigned) const overr… 5222 const TargetRegisterClass *PPCGenRegisterInfo::getSubClassWithSubReg(const TargetRegisterClass *RC,…
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/Mips/ |
D | MipsGenRegisterInfo.inc | 3813 …const TargetRegisterClass *getSubClassWithSubReg(const TargetRegisterClass*, unsigned) const overr… 6224 const TargetRegisterClass *MipsGenRegisterInfo::getSubClassWithSubReg(const TargetRegisterClass *RC…
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/X86/ |
D | X86GenRegisterInfo.inc | 4319 …const TargetRegisterClass *getSubClassWithSubReg(const TargetRegisterClass*, unsigned) const overr… 8176 const TargetRegisterClass *X86GenRegisterInfo::getSubClassWithSubReg(const TargetRegisterClass *RC,…
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/ARM/ |
D | ARMGenRegisterInfo.inc | 3585 …const TargetRegisterClass *getSubClassWithSubReg(const TargetRegisterClass*, unsigned) const overr… 8565 const TargetRegisterClass *ARMGenRegisterInfo::getSubClassWithSubReg(const TargetRegisterClass *RC,…
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/AArch64/ |
D | AArch64GenRegisterInfo.inc | 5033 …const TargetRegisterClass *getSubClassWithSubReg(const TargetRegisterClass*, unsigned) const overr… 9145 const TargetRegisterClass *AArch64GenRegisterInfo::getSubClassWithSubReg(const TargetRegisterClass …
|