| /third_party/skia/third_party/externals/swiftshader/third_party/subzero/src/ |
| D | IceAssemblerMIPS32.h | 205 void mfc1(const Operand *OpRt, const Operand *OpFs);
|
| D | IceAssemblerMIPS32.cpp | 767 void AssemblerMIPS32::mfc1(const Operand *OpRt, const Operand *OpFs) { in mfc1() function in Ice::MIPS32::AssemblerMIPS32
806 mfc1(OpRd, OpRs); in move()
|
| D | IceInstMIPS32.cpp | 841 Asm->mfc1(getDest(), getSrc(0)); in emitIAS()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
| D | MipsInstrFPU.td | 525 def MFC1 : MMRel, StdMMR6Rel, MFC1_FT<"mfc1", GPR32Opnd, FGR32Opnd, II_MFC1,
527 def MFC1_D64 : MFC1_FT<"mfc1", GPR32Opnd, FGR64Opnd, II_MFC1>, MFC1_FM<0>,
746 // This pseudo instr gets expanded into 2 mfc1 instrs after register
|
| D | MicroMipsInstrFPU.td | 191 def MFC1_MM : MMRel, MFC1_FT<"mfc1", GPR32Opnd, FGR32Opnd,
|
| D | MipsScheduleP5600.td | 571 // bc1[ft], cfc1, mfc1, mfhc1, movf, movt
|
| D | MicroMips32r6InstrInfo.td | 119 class MFC1_MMR6_ENC : POOL32F_MFTC1_FM_MMR6<"mfc1", 0b10000000>;
749 class MFC1_MMR6_DESC : MFC1_MMR6_DESC_BASE<"mfc1", GPR32Opnd, FGR32Opnd,
|
| D | MipsScheduleGeneric.td | 864 // ctc1, mtc1, mthc1, cfc1, mfc1, mfhc1
|
| /third_party/libjpeg-turbo/simd/mips/ |
| D | jsimd_dspr2.S | 2870 mfc1 t1, f2
2871 mfc1 t2, f4
2872 mfc1 t3, f6
2873 mfc1 t4, f8
2894 mfc1 t1, f2
2895 mfc1 t2, f4
2896 mfc1 t3, f6
2897 mfc1 t4, f8
|
| /third_party/flutter/skia/third_party/externals/libjpeg-turbo/simd/mips/ |
| D | jsimd_dspr2.S | 2846 mfc1 t1, f2
2847 mfc1 t2, f4
2848 mfc1 t3, f6
2849 mfc1 t4, f8
2870 mfc1 t1, f2
2871 mfc1 t2, f4
2872 mfc1 t3, f6
2873 mfc1 t4, f8
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/Mips/ |
| D | MipsGenAsmMatcher.inc | 5041 "maxi_u.b\010maxi_u.d\010maxi_u.h\010maxi_u.w\004mfc0\004mfc1\004mfc2\005"
6992 …{ 6059 /* mfc1 */, Mips::MFC1, Convert__GPR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_IsNotSoftF…
6993 …{ 6059 /* mfc1 */, Mips::MFC1_MMR6, Convert__GPR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_Has…
6994 …{ 6059 /* mfc1 */, Mips::MFC1_MM, Convert__GPR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_IsNot…
6995 …{ 6059 /* mfc1 */, Mips::MFC1_D64, Convert__GPR32AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64…
10359 { 6059 /* mfc1 */, 2 /* 1 */, MCK_FGR32AsmReg, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips },
10360 { 6059 /* mfc1 */, 1 /* 0 */, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips },
10361 { 6059 /* mfc1 */, 2 /* 1 */, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },
10362 { 6059 /* mfc1 */, 1 /* 0 */, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },
10363 { 6059 /* mfc1 */, 2 /* 1 */, MCK_FGR32AsmReg, AMFBS_InMicroMips_IsNotSoftFloat },
[all …]
|