Home
last modified time | relevance | path

Searched refs:num_regs (Results 1 – 25 of 25) sorted by relevance

/third_party/libunwind/src/ia64/
DGstep.c70 unw_word_t sc_addr, num_regs; in linux_interrupt()
76 num_regs = c->cfm & 0x7f; in linux_interrupt()
78 num_regs = 0; in linux_interrupt()
87 *num_regsp = num_regs; /* size of frame */ in linux_interrupt()
224 unw_word_t prev_ip, prev_sp, prev_bsp, ip, num_regs; in update_frame_state() local
265 num_regs = 0; in update_frame_state()
274 if ((ret = linux_sigtramp (c, prev_cfm_loc, &num_regs)) < 0) in update_frame_state()
281 if ((ret = linux_interrupt (c, prev_cfm_loc, &num_regs, in update_frame_state()
288 if ((ret = hpux_sigtramp (c, prev_cfm_loc, &num_regs)) < 0) in update_frame_state()
311 num_regs = (c->cfm >> 7) & 0x7f; /* size of locals */ in update_frame_state()
[all …]
DGscript.c372 int r, i, j, max, max_reg, max_when, num_regs = 0; in sort_regs() local
382 regorder[num_regs++] = r; in sort_regs()
389 for (i = max = 0; i < num_regs - 1; ++i) in sort_regs()
394 for (j = i + 1; j < num_regs; ++j) in sort_regs()
407 return num_regs; in sort_regs()
416 int num_regs, i, ret, regorder[IA64_NUM_PREGS - 3]; in build_script() local
467 num_regs = sort_regs (&sr, regorder); in build_script()
468 for (i = 0; i < num_regs; ++i) in build_script()
/third_party/libunwind/include/tdep-ia64/
Drse.h58 rse_skip_regs (uint64_t addr, long num_regs) in rse_skip_regs() argument
60 long delta = rse_slot_num(addr) + num_regs; in rse_skip_regs()
62 if (num_regs < 0) in rse_skip_regs()
64 return addr + ((num_regs + delta/0x3f) << 3); in rse_skip_regs()
/third_party/mesa3d/src/gallium/auxiliary/util/
Du_simple_shaders.c1095 unsigned num_regs; in util_make_tess_ctrl_passthrough_shader() local
1110 num_regs = 0; in util_make_tess_ctrl_passthrough_shader()
1127 dst[num_regs] = ureg_DECL_output(ureg, in util_make_tess_ctrl_passthrough_shader()
1130 src[num_regs] = ureg_DECL_input(ureg, vs_semantic_names[j], in util_make_tess_ctrl_passthrough_shader()
1136 src[num_regs] = ureg_src_dimension(src[num_regs], 0); in util_make_tess_ctrl_passthrough_shader()
1137 dst[num_regs] = ureg_dst_dimension(dst[num_regs], 0); in util_make_tess_ctrl_passthrough_shader()
1140 num_regs++; in util_make_tess_ctrl_passthrough_shader()
1150 dst[num_regs] = ureg_DECL_output(ureg, TGSI_SEMANTIC_TESSOUTER, in util_make_tess_ctrl_passthrough_shader()
1151 num_regs); in util_make_tess_ctrl_passthrough_shader()
1152 src[num_regs] = ureg_DECL_constant(ureg, 0); in util_make_tess_ctrl_passthrough_shader()
[all …]
/third_party/mesa3d/src/intel/compiler/
Dbrw_fs.cpp1613 unsigned num_regs = MIN2(uniform_push_length - i, 4); in assign_curb_setup() local
1614 assert(num_regs > 0); in assign_curb_setup()
1615 num_regs = 1 << util_logbase2(num_regs); in assign_curb_setup()
1635 fs_reg dest = retype(brw_vec8_grf(payload.num_regs + i, 0), in assign_curb_setup()
1641 unsigned send_width = MIN2(16, num_regs * 8); in assign_curb_setup()
1648 BRW_DATAPORT_OWORD_BLOCK_OWORDS(num_regs * 2)); in assign_curb_setup()
1651 send->size_written = num_regs * REG_SIZE; in assign_curb_setup()
1654 i += num_regs; in assign_curb_setup()
1684 struct brw_reg brw_reg = brw_vec1_grf(payload.num_regs + in assign_curb_setup()
1705 struct brw_reg mask = brw_vec1_grf(payload.num_regs + mask_param / 8, in assign_curb_setup()
[all …]
Dbrw_mesh.cpp1039 const unsigned num_regs = comp_offset + comps; in emit_urb_direct_reads() local
1042 fs_reg data = ubld8.vgrf(BRW_REGISTER_TYPE_UD, num_regs); in emit_urb_direct_reads()
1051 inst->size_written = num_regs * REG_SIZE; in emit_urb_direct_reads()
1219 assert(payload.num_regs == 3 || payload.num_regs == 4); in nir_emit_task_mesh_intrinsic()
1221 bld.MOV(dest, retype(brw_vec1_grf(payload.num_regs - 1, in nir_emit_task_mesh_intrinsic()
Dbrw_eu_emit.c588 unsigned num_regs, in gfx7_set_dp_scratch_message() argument
595 assert(num_regs == 1 || num_regs == 2 || num_regs == 4 || in gfx7_set_dp_scratch_message()
596 (devinfo->ver >= 8 && num_regs == 8)); in gfx7_set_dp_scratch_message()
597 const unsigned block_size = (devinfo->ver >= 8 ? util_logbase2(num_regs) : in gfx7_set_dp_scratch_message()
598 num_regs - 1); in gfx7_set_dp_scratch_message()
2162 int num_regs, in brw_oword_block_write_scratch() argument
2178 const unsigned mlen = 1 + num_regs; in brw_oword_block_write_scratch()
2257 BRW_DATAPORT_OWORD_BLOCK_DWORDS(num_regs * 8), in brw_oword_block_write_scratch()
2274 int num_regs, in brw_oword_block_read_scratch() argument
2297 const unsigned rlen = num_regs; in brw_oword_block_read_scratch()
[all …]
Dbrw_wm_iz.cpp168 payload.num_regs = reg; in setup_fs_payload_gfx4()
Dbrw_vec4.cpp1702 const unsigned num_regs = DIV_ROUND_UP(size_written, REG_SIZE); in fixup_3src_null_dest() local
1704 inst->dst = retype(dst_reg(VGRF, alloc.allocate(num_regs)), in fixup_3src_null_dest()
1998 unsigned num_regs = DIV_ROUND_UP(size_written, REG_SIZE); in lower_simd_width() local
1999 dst = retype(dst_reg(VGRF, alloc.allocate(num_regs)), in lower_simd_width()
2645 prog_data->base.base.dispatch_grf_start_reg = v.payload.num_regs; in brw_compile_vs()
Dbrw_eu.h1667 int num_regs,
1672 int num_regs,
1677 int num_regs,
Dbrw_vec4_tcs.cpp464 prog_data->base.base.dispatch_grf_start_reg = v.payload.num_regs; in brw_compile_tcs()
Dbrw_vec4_gs_visitor.cpp826 prog_data->base.base.dispatch_grf_start_reg = v.payload.num_regs; in brw_compile_gs()
Dbrw_fs.h407 uint8_t num_regs; member
Dbrw_shader.cpp1425 prog_data->base.base.dispatch_grf_start_reg = v.payload.num_regs; in brw_compile_tes()
Dbrw_vec4_nir.cpp61 const unsigned num_regs = array_elems * DIV_ROUND_UP(reg->bit_size, 32); in nir_emit_impl() local
62 nir_locals[reg->index] = dst_reg(VGRF, alloc.allocate(num_regs)); in nir_emit_impl()
/third_party/alsa-lib/src/topology/
Dctl.c478 be->num_regs = ival; in tplg_parse_control_bytes()
479 tplg_dbg("\t%s: %d", id, be->num_regs); in tplg_parse_control_bytes()
577 if (err >= 0 && be->num_regs > 0) in tplg_save_control_bytes()
578 err = tplg_save_printf(dst, pfx, "\tnum_regs %u\n", be->num_regs); in tplg_save_control_bytes()
1162 be->num_regs = bytes_ctl->num_regs; in tplg_add_bytes()
1469 bt->num_regs = bc->num_regs; in tplg_decode_control_bytes1()
/third_party/mesa3d/src/amd/vulkan/
Dradv_perfcounter.c370 radv_get_num_counter_passes(const struct radv_physical_device *pdevice, unsigned num_regs, in radv_get_num_counter_passes() argument
378 for (unsigned i = 0; i < num_regs; ++i) { in radv_get_num_counter_passes()
914 unsigned num_regs = 0; in radv_GetPhysicalDeviceQueueFamilyPerformanceQueryPassesKHR() local
918 pPerformanceQueryCreateInfo->pCounterIndices, &num_regs, &regs); in radv_GetPhysicalDeviceQueueFamilyPerformanceQueryPassesKHR()
924 *pNumPasses = radv_get_num_counter_passes(pdevice, num_regs, regs); in radv_GetPhysicalDeviceQueueFamilyPerformanceQueryPassesKHR()
/third_party/mesa3d/src/gallium/drivers/nouveau/nv30/
Dnvfx_fragprog.c32 int num_regs; member
178 if (fpc->num_regs < (dst.index + 1)) in emit_dst()
179 fpc->num_regs = dst.index + 1; in emit_dst()
1081 fpc->num_regs = 2; in _nvfx_fragprog_translate()
1125 fp->fp_control |= (fpc->num_regs-1)/2; in _nvfx_fragprog_translate()
1127 fp->fp_control |= fpc->num_regs << NV40_3D_FP_CONTROL_TEMP_COUNT__SHIFT; in _nvfx_fragprog_translate()
/third_party/alsa-lib/include/
Dtopology.h928 int num_regs; /*!< number of registers */ member
/third_party/alsa-lib/include/sound/uapi/
Dasoc.h446 __le32 num_regs; member
/third_party/ffmpeg/doc/
Doptimization.txt166 cglobal function_name, num_args, num_regs, num_xmm_regs
/third_party/mesa3d/src/compiler/nir/
Dnir_serialize.c484 unsigned num_regs = blob_read_uint32(ctx->blob); in read_reg_list() local
485 for (unsigned i = 0; i < num_regs; i++) { in read_reg_list()
/third_party/mesa3d/src/gallium/drivers/zink/nir_to_spirv/
Dnir_to_spirv.c76 size_t num_regs; member
1112 assert(reg->index < ctx->num_regs); in get_var_from_reg()
4436 ctx.num_regs = entry->reg_alloc; in nir_to_spirv()
/third_party/mesa3d/src/gallium/drivers/r600/
Dr600_shader.c1305 int num_regs = 0; in allocate_system_value_inputs() local
1377 int gpr = gpr_offset + num_regs++; in allocate_system_value_inputs()
1390 return gpr_offset + num_regs; in allocate_system_value_inputs()
/third_party/libbpf/.github/actions/build-selftests/
Dvmlinux.h20288 u64 num_regs: 8; member