Home
last modified time | relevance | path

Searched refs:setRegAllocationHint (Results 1 – 5 of 5) sorted by relevance

/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
DSIShrinkInstructions.cpp364 MRI.setRegAllocationHint(Dest->getReg(), 0, SrcReg->getReg()); in shrinkScalarLogicOp()
365 MRI.setRegAllocationHint(SrcReg->getReg(), 0, Dest->getReg()); in shrinkScalarLogicOp()
647 MRI.setRegAllocationHint(Dest->getReg(), 0, Src0->getReg()); in runOnMachineFunction()
648 MRI.setRegAllocationHint(Src0->getReg(), 0, Dest->getReg()); in runOnMachineFunction()
732 MRI.setRegAllocationHint(MI.getOperand(0).getReg(), 0, VCCReg); in runOnMachineFunction()
748 MRI.setRegAllocationHint(SReg, 0, VCCReg); in runOnMachineFunction()
768 MRI.setRegAllocationHint(SDst->getReg(), 0, VCCReg); in runOnMachineFunction()
776 MRI.setRegAllocationHint(Src2->getReg(), 0, VCCReg); in runOnMachineFunction()
DSIInstrInfo.cpp6207 MRI.setRegAllocationHint(UnusedCarry, 0, RI.getVCC()); in getAddNoCarry()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/
DMachineRegisterInfo.h762 void setRegAllocationHint(unsigned VReg, unsigned Type, unsigned PrefReg) { in setRegAllocationHint() function
779 setRegAllocationHint(VReg, /*Type=*/0, PrefReg); in setSimpleHint()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
DARMBaseRegisterInfo.cpp370 MRI->setRegAllocationHint(OtherReg, Hint.first, NewReg); in updateRegAllocHint()
372 MRI->setRegAllocationHint(NewReg, in updateRegAllocHint()
DARMLoadStoreOptimizer.cpp2369 MRI->setRegAllocationHint(FirstReg, ARMRI::RegPairEven, SecondReg); in RescheduleOps()
2370 MRI->setRegAllocationHint(SecondReg, ARMRI::RegPairOdd, FirstReg); in RescheduleOps()