/third_party/mesa3d/src/freedreno/vulkan/ |
D | tu_cmd_buffer.c | 40 tu_cs_emit(cs, CP_EVENT_WRITE_0_EVENT(event)); in tu6_emit_event_write() 43 tu_cs_emit(cs, 0); in tu6_emit_event_write() 212 tu_cs_emit(cs, A6XX_RB_DEPTH_BUFFER_INFO(.depth_format = fmt).value); in tu6_emit_zs() 217 tu_cs_emit(cs, tu_attachment_gmem_offset(cmd, attachment)); in tu6_emit_zs() 229 tu_cs_emit(cs, A6XX_RB_STENCIL_INFO(.separate_stencil = true).value); in tu6_emit_zs() 232 tu_cs_emit(cs, tu_attachment_gmem_offset_stencil(cmd, attachment)); in tu6_emit_zs() 235 tu_cs_emit(cs, tu_attachment_gmem_offset(cmd, attachment)); in tu6_emit_zs() 267 tu_cs_emit(cs, 0); in tu6_emit_mrt() 274 tu_cs_emit(cs, iview->view.RB_MRT_BUF_INFO); in tu6_emit_mrt() 276 tu_cs_emit(cs, tu_attachment_gmem_offset(cmd, &cmd->state.pass->attachments[a])); in tu6_emit_mrt() [all …]
|
D | tu_pipeline.c | 45 tu_cs_emit(cs, in emit_load_state() 447 tu_cs_emit(cs, 0); in tu6_emit_xs_config() 450 tu_cs_emit(cs, 0); in tu6_emit_xs_config() 455 tu_cs_emit(cs, A6XX_SP_VS_CONFIG_ENABLED | in tu6_emit_xs_config() 464 tu_cs_emit(cs, A6XX_HLSQ_VS_CNTL_CONSTLEN(xs->constlen) | in tu6_emit_xs_config() 542 tu_cs_emit(cs, xs->instrlen); in tu6_emit_xs() 552 tu_cs_emit(cs, 0); in tu6_emit_xs() 554 tu_cs_emit(cs, in tu6_emit_xs() 557 tu_cs_emit(cs, A6XX_SP_VS_PVT_MEM_SIZE_TOTALPVTMEMSIZE(pvtmem->per_sp_size) | in tu6_emit_xs() 561 tu_cs_emit(cs, A6XX_SP_VS_PVT_MEM_HW_STACK_OFFSET_OFFSET(pvtmem->per_sp_size)); in tu6_emit_xs() [all …]
|
D | tu_clear_blit.c | 201 tu_cs_emit(cs, src_info); in r2d_src() 202 tu_cs_emit(cs, iview->SP_PS_2D_SRC_SIZE); in r2d_src() 217 tu_cs_emit(cs, tu_image_view_depth(iview, SP_PS_2D_SRC_INFO)); in r2d_src_depth() 218 tu_cs_emit(cs, iview->view.SP_PS_2D_SRC_SIZE); in r2d_src_depth() 221 tu_cs_emit(cs, iview->depth_PITCH << 9); in r2d_src_depth() 235 tu_cs_emit(cs, tu_image_view_stencil(iview, SP_PS_2D_SRC_INFO) & ~A6XX_SP_PS_2D_SRC_INFO_FLAGS); in r2d_src_stencil() 236 tu_cs_emit(cs, iview->view.SP_PS_2D_SRC_SIZE); in r2d_src_stencil() 239 tu_cs_emit(cs, iview->stencil_PITCH << 9); in r2d_src_stencil() 278 tu_cs_emit(cs, dst_info); in r2d_dst() 289 tu_cs_emit(cs, tu_image_view_depth(iview, RB_2D_DST_INFO)); in r2d_dst_depth() [all …]
|
D | tu_cs.h | 241 tu_cs_emit(struct tu_cs *cs, uint32_t value) in tu_cs_emit() function 301 tu_cs_emit(cs, pm4_pkt4_hdr(regindx, cnt)); in tu_cs_emit_pkt4() 315 tu_cs_emit(cs, pm4_pkt7_hdr(opcode, cnt)); in tu_cs_emit_pkt7() 327 tu_cs_emit(cs, (uint32_t) value); in tu_cs_emit_qw() 328 tu_cs_emit(cs, (uint32_t) (value >> 32)); in tu_cs_emit_qw() 335 tu_cs_emit(cs, value); in tu_cs_emit_write_reg() 351 tu_cs_emit(cs, entry->size / sizeof(uint32_t)); in tu_cs_emit_ib() 361 tu_cs_emit(cs, state.size); in tu_cs_emit_state_ib() 387 tu_cs_emit(cs, cond_flags); in tu_cond_exec_start() 393 tu_cs_emit(cs, CP_COND_REG_EXEC_1_DWORDS(0)); in tu_cond_exec_start()
|
D | tu_query.c | 598 tu_cs_emit(cs, mem_to_mem_flags); in copy_query_value_gpu() 636 tu_cs_emit(cs, CP_WAIT_REG_MEM_0_FUNCTION(WRITE_EQ) | in emit_copy_query_pool_results() 639 tu_cs_emit(cs, CP_WAIT_REG_MEM_3_REF(0x1)); in emit_copy_query_pool_results() 640 tu_cs_emit(cs, CP_WAIT_REG_MEM_4_MASK(~0)); in emit_copy_query_pool_results() 641 tu_cs_emit(cs, CP_WAIT_REG_MEM_5_DELAY_LOOP_CYCLES(16)); in emit_copy_query_pool_results() 677 tu_cs_emit(cs, CP_COND_EXEC_4_REF(0x2)); in emit_copy_query_pool_results() 678 tu_cs_emit(cs, 6); /* Cond execute the next 6 DWORDS */ in emit_copy_query_pool_results() 841 tu_cs_emit(cs, ZPASS_DONE); in emit_begin_occlusion_query() 869 tu_cs_emit(cs, 0); in emit_begin_stat_query() 887 tu_cs_emit(cs, CP_REG_TO_MEM_0_REG(REG_A6XX_RBBM_PRIMCTR_0_LO) | in emit_begin_stat_query() [all …]
|
D | tu_cs_breadcrumbs.c | 146 tu_cs_emit(cs, pm4_pkt7_hdr(opcode, cnt)); in emit_pkt7() 249 tu_cs_emit(cs, current_breadcrumb); in tu_cs_emit_sync_breadcrumb() 253 tu_cs_emit(cs, CP_WAIT_REG_MEM_0_FUNCTION(WRITE_EQ) | in tu_cs_emit_sync_breadcrumb() 257 tu_cs_emit(cs, CP_WAIT_REG_MEM_3_REF(current_breadcrumb)); in tu_cs_emit_sync_breadcrumb() 258 tu_cs_emit(cs, CP_WAIT_REG_MEM_4_MASK(~0)); in tu_cs_emit_sync_breadcrumb() 259 tu_cs_emit(cs, CP_WAIT_REG_MEM_5_DELAY_LOOP_CYCLES(16)); in tu_cs_emit_sync_breadcrumb()
|
D | tu_image.c | 113 tu_cs_emit(cs, iview->PITCH); in tu_cs_image_ref() 114 tu_cs_emit(cs, iview->layer_size >> 6); in tu_cs_image_ref() 121 tu_cs_emit(cs, iview->stencil_PITCH); in tu_cs_image_stencil_ref() 122 tu_cs_emit(cs, iview->stencil_layer_size >> 6); in tu_cs_image_stencil_ref() 129 tu_cs_emit(cs, iview->depth_PITCH); in tu_cs_image_depth_ref() 130 tu_cs_emit(cs, iview->depth_layer_size >> 6); in tu_cs_image_depth_ref() 139 tu_cs_emit(cs, iview->PITCH << (src ? 9 : 0)); in tu_cs_image_ref_2d() 146 tu_cs_emit(cs, iview->FLAG_BUFFER_PITCH); in tu_cs_image_flag_ref()
|
D | tu_autotune.c | 105 tu_cs_emit(fence_cs, CP_EVENT_WRITE_0_EVENT(CACHE_FLUSH_TS)); in create_submission_data() 107 tu_cs_emit(fence_cs, at->fence_counter); in create_submission_data() 633 tu_cs_emit(cs, ZPASS_DONE); in tu_autotune_begin_renderpass() 654 tu_cs_emit(cs, ZPASS_DONE); in tu_autotune_end_renderpass()
|
D | tu_lrz.c | 157 tu_cs_emit(cs, CP_REG_WRITE_0_TRACKER(TRACK_LRZ)); in tu6_write_lrz_reg() 158 tu_cs_emit(cs, reg.reg); in tu6_write_lrz_reg() 159 tu_cs_emit(cs, reg.value); in tu6_write_lrz_reg() 162 tu_cs_emit(cs, reg.value); in tu6_write_lrz_reg()
|
D | tu_cs.c | 383 tu_cs_emit(cs, cs->cond_flags[i]); in tu_cs_reserve_space() 388 tu_cs_emit(cs, CP_COND_REG_EXEC_1_DWORDS(0)); in tu_cs_reserve_space()
|
D | tu_dynamic_rendering.c | 156 tu_cs_emit(&cmd_buffer->cs, dev->dynamic_rendering_fence); in tu_insert_dynamic_cmdbufs()
|
D | tu_device.c | 1560 tu_cs_emit(ts_cs, CP_EVENT_WRITE_0_EVENT(RB_DONE_TS) | CP_EVENT_WRITE_0_TIMESTAMP); in tu_trace_record_ts() 1562 tu_cs_emit(ts_cs, 0x00000000); in tu_trace_record_ts() 1613 tu_cs_emit(cs, count * sizeof(uint64_t) / sizeof(uint32_t)); in tu_copy_timestamp_buffer()
|