Home
last modified time | relevance | path

Searched refs:RING_START (Results 1 – 10 of 10) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/i810/
Di810_drv.h202 #define RING_START 0x08 macro
/kernel/linux/linux-5.10/drivers/gpu/drm/i915/gt/
Dintel_ring_submission.c241 ENGINE_READ(engine, RING_START)); in xcs_resume()
251 ENGINE_READ(engine, RING_START)); in xcs_resume()
273 ENGINE_WRITE(engine, RING_START, i915_ggtt_offset(ring->vma)); in xcs_resume()
301 ENGINE_READ(engine, RING_START), in xcs_resume()
Dintel_gt.c64 intel_uncore_write(uncore, RING_START(base), 0); in init_unused_ring()
Dintel_engine_cs.c1439 ENGINE_READ(engine, RING_START)); in intel_engine_print_registers()
1745 u32 ring = ENGINE_READ(rq->engine, RING_START); in match_ring()
Dselftest_lrc.c4901 i915_mmio_reg_offset(RING_START(engine->mmio_base)), in live_lrc_fixed()
5036 *cs++ = i915_mmio_reg_offset(RING_START(engine->mmio_base)); in __live_lrc_state()
6113 *cs++ = i915_mmio_reg_offset(RING_START(0)); in emit_indirect_ctx_bb_canary()
Dintel_lrc.c2697 ENGINE_READ(engine, RING_START), in process_csb()
/kernel/linux/linux-5.10/drivers/gpu/drm/i915/gvt/
Dscheduler.c606 vgpu_vreg_t(workload->vgpu, RING_START(workload->engine->mmio_base)) = in update_vreg_in_ctx()
Dhandlers.c1979 MMIO_RING_GM(RING_START, D_ALL, NULL, NULL); in init_generic_mmio_info()
/kernel/linux/linux-5.10/drivers/gpu/drm/i915/
Di915_gpu_error.c1160 ee->start = ENGINE_READ(engine, RING_START); in engine_record_registers()
Di915_reg.h2510 #define RING_START(base) _MMIO((base) + 0x38) macro