9X3(3?@@Hi3751hisilicon,hi3751chosen"console=ttyAMA0,115200 root=/dev/mtdblock3 rootfstype=jffs2 rw mtdparts=hi_sfc:1M(boot),4608K(kernel),512K(dtb),10M(rootfs) mmz=ddr,0,0,160Minterrupt-controller@f8a01000 arm,gic-v3+<K`dhi3751_clocks<lxhisilicon_clock.hi3751v350.clockhisilicon,clock-resetsyscon` Hdosc fixed-clockn6ddpll_foutvcohisilicon,pll-clk `  !P"8 dpll_foutvcoddpll_psthisilicon,pll-pst-clk`   dpll_pstclk_ahb_200m fixed-clock ddma_clkenhisilicon,gate-clk`!d&clk24mhz fixed-clockn6dclk3mhz fixed-clock-duart0_clkenhisilicon,gate-clk` hduart1_clkenhisilicon,gate-clk`5d sdio0_clock1selhisilicon,fixed-clock#Fׄsdio0_sclk600msdio0_sclk400mdsdio0_clk75mfixed-factor-clocksdio0_sclk75mdsdio0_clk50mfixed-factor-clocksdio0_sclk50md sdio0_mux_clk1selhisilicon,mux-clock sdio0_clk1sel` sdio0_clkselhisilicon,fixed-clock}x@sdio0_clk50msdio0_clk25md sdio0_mux_clkhisilicon,mux-clock ` d sdio0_clkenhisilicon,gate-clk ` sdio0_bus_clkenhisilicon,gate-clk` sdio1_clock2selhisilicon,fixed-clock&%'sdio1_sclk640msdio1_sclk663md sdio1_sclk80mfixed-factor-clock sdio1_sclk80md sdio1_sclk82mfixed-factor-clock sdio1_sclk82mdsdio1_mux_clk2selhisilicon,mux-clock sdio1_clk2sel` sdio1_clock1selhisilicon,fixed-clock LK@@_~,/sdio1_sclk1280msdio1_sclk1080msdio1_sclk750mdsdio1_clk160mfixed-factor-clocksdio1_sclk160mdsdio1_clk135mfixed-factor-clocksdio1_sclk135mdsdio1_clk93mfixed-factor-clocksdio1_sclk93mdsdio1_mux_clk1selhisilicon,mux-clock sdio1_clk1sel` sdio1_clkselhisilicon,fixed-clock Ĵ}x@5sdio1_clk135msdio1_clk80msdio1_clk50msdio1_clk25mdsdio1_mux_clkhisilicon,mux-clock ` dsdio1_clkenhisilicon,gate-clk` sdio1_bus_clkenhisilicon,gate-clk` hifmc_clkselhisilicon,fixed-clockÀxh Bhifmc_clk12mhifmc_clk30mhifmc_clk50mhifmc_clk75mhifmc_clk199mdhifmc_mux_clkhisilicon,mux-clockh` \dhifmc_clkenhisilicon,gate-clk` \d#psci arm,psci-0.2smcpmuarm,cortex-a7-pmu idle-states %arm,pscicpu-powerdownarm,idle-state2IZ(jPdcpu-standbyarm,idle-state2I?Z@jdcpus<lcpu-mapcore0{core1{core2{core3{cpu@0arm,cortex-a53cpu`Xcpupscidcpu@1arm,cortex-a53cpu`Xcpupscidcpu@2arm,cortex-a53cpu`Xcpupscidcpu@3arm,cortex-a53cpu`Xcpupscidreserved-memory<lxramoops@20000000ramoops`@@linux,cmashared-dma-poolmemorymemory`@trusted_core trusted_core 0soc<l simple-bussocxchiptrimhisilicon,chiptrimamba<l arm,amba-busxtimerarm,armv7-timer0   n6timer@f8002000arm,sp804arm,primecell`  disableuart@f8b00000arm,pl011arm,primecell` 1 apb_pclkokayuart@f8006000arm,pl011arm,primecell`` 2  apb_pclktxrx !!okayiocfg-controller@f8a21000%hisilicon,hisilicon-iocfgctrlsyscon`d"emmc@f9830000hisilicon,sdhci`hc_mem #(mmc_clk(,"crg_resetdll_reset.9"F'T_mwokhifmc100@f9800000hisilicon.hifmc100` !#clkethernet@f9840000hisilicon,hi3751v600-eth` ( p hieth_clk<l$%ethernet-phy-up@0`miid$ethernet-phy-dw@1`miid%phyhisilicon,hisi-usb-phy ` /` /@   + 3?T&cgw 3&c 3&cehci@f9890000'hisilicon,hi3751v350-ehcigeneric-ehci` Bohci@f9880000'hisilicon,hi3751v350-ohcigeneric-ohci` Chidma@ff5c0000hisilicon,hisi-dma-1.0` ?& apb_pclk '4Aokd!virtdev virt-deviceP$%&/JF AKNRTWXYZ[]_`adehl~&Pmddrc_irqDSP0TOA9SecInvokeirqhi_sci0_irqhi_sci1_irqaiaohi_ir_std_irqhi_vo_irqhi_v0f_irqciphermulticipherVPSS1_ISRhi_dmx_irqhi_aiao_irqhi_memc_me_irqhi_vbi_irqVICAPmmu_vdhhi_tde_irqVPSS0_ISRvdec_vdhhi_png_irqhi_jpeg_irqhi_tvd_irqvencvdec_scdhi_gpio_irqhi_stb_gpio_irqirq_userhisilicon,hi_irqP$%&/JF AKNRTWXYZ[]_`adehl~&Pmddrc_irqDSP0TOA9SecInvokeirqhi_sci0_irqhi_sci1_irqaiaohi_ir_std_irqhi_vo_irqhi_v0f_irqciphermulticipherVPSS1_ISRhi_dmx_irqhi_aiao_irqhi_memc_me_irqhi_vbi_irqVICAPmmu_vdhhi_tde_irqVPSS0_ISRvdec_vdhhi_png_irqhi_jpeg_irqhi_tvd_irqvencvdec_scdhi_gpio_irqhi_stb_gpio_irqregulator@0xf8a23020hisilicon,hi3751v350-volt`0Hisilicon GPU Regulator`vdd-gpuo H\okayd'gpu@0xff500000arm,mali-450arm,mali-utgard`P`>PIRQGPIRQGPMMUIRQPP0IRQPPMMU0IRQPP1IRQPPMMU1IRQPMUIRQPP0$ clk_mali'e<Fe#e1 BTokayopp_table1operating-points-v2fdopp@800000000q/xopp@1000000000q;xopp@1500000000qYh/xfirmwareandroidandroid,firmwarefstabandroid,fstabvendorandroid,vendor5/dev/block/platform/soc/f9830000.emmc/by-name/vendorext4$ro,barrier=1,inode_readahead_blks=8wait modelcompatibleinterrupt-parentbootargs#interrupt-cells#address-cellsinterrupt-controllerregphandle#size-cellsranges#clock-cells#reset-cellsclock-frequencyclocksclock-output-namespll-lock-shiftbit-shiftclock-divclock-multset-rate-reparentset-rate-parentmethodinterruptsentry-methodarm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uscpudevice_typeclock-namesenable-methodoperating-points-v2cpu-idle-statesconsole-sizereusablelinux,cma-defaultalways-onstatusdma-namesdmasreg-namesresetsreset-namescrg_regmapiocfg_regmapmax-frequencydisable-wpnon-removablebus-widthcap-mmc-highspeedmmc-hs200-1_8vmmc-hs400-1_8vmmc-hs400-enhanced-strobecap-mmc-hw-resetdevidphy-handlemac-addressphy-modephy-gpio-basephy-gpio-bitinternal-phy#phy-cellsphy0_rg_hstx_pdrv_pphy0_rg_vdiscref_selphy0_rg_vtxref_selphy0_hs_m_valuephy1_rg_hstx_pdrv_pphy1_rg_vdiscref_selphy1_rg_vtxref_selphy1_hs_m_valuephy2_rg_hstx_pdrv_pphy2_rg_vdiscref_selphy2_rg_vtxref_selphy2_hs_m_value#dma-cellsdma-channelsdma-min-chandma-requestsdma-used-chansinterrupt-namesregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onpmu_domain_configpmu_switch_delay#cooling-cellsmali-supplydefault-frequencymax-utilizationmin-utilizationmin-frequencyoperating-pointscooling-min-statecooling-max-stateopp-sharedopp-hzopp-microvoltopp-hpmclock-latency-nsopp-suspendnormal-modeturbo-modedevmnt_flagsfsmgr_flags