Home
last modified time | relevance | path

Searched defs:OpRC (Results 1 – 7 of 7) sorted by relevance

/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/
DBreakFalseDeps.cpp125 const TargetRegisterClass *OpRC = in pickBestRegisterForUndef() local
DMachineInstr.cpp902 const TargetRegisterClass *OpRC = getRegClassConstraint(OpIdx, TII, TRI); in getRegClassConstraintEffect() local
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/
DInstrEmitter.cpp312 const TargetRegisterClass *OpRC = nullptr; in AddRegisterOperand() local
381 const TargetRegisterClass *OpRC = in AddOperand() local
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
DSIFixSGPRCopies.cpp794 const TargetRegisterClass *OpRC = in processPHINode() local
DSIInstrInfo.cpp4290 const TargetRegisterClass *OpRC = RI.getSubClassWithSubReg( in legalizeGenericOperand() local
4554 const TargetRegisterClass *OpRC = in legalizeOperands() local
4616 const TargetRegisterClass *OpRC = MRI.getRegClass(Op.getReg()); in legalizeOperands() local
5823 const TargetRegisterClass *OpRC = RI.getRegClass(Desc.OpInfo[Idx].RegClass); in findUsedSGPR() local
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
DX86SpeculativeLoadHardening.cpp2035 auto *OpRC = MRI->getRegClass(OpReg); in hardenLoadAddr() local
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/
DHexagonBitSimplify.cpp1876 auto *OpRC = HII.getRegClass(HII.get(Opc), OpNum, &HRI, MF); in validateReg() local