Home
last modified time | relevance | path

Searched defs:SrcOp (Results 1 – 25 of 27) sorted by relevance

12

/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/GlobalISel/
DMachineIRBuilder.h130 SrcOp(Register R) : Reg(R), Ty(SrcType::Ty_Reg) {} in SrcOp() function
131 SrcOp(const MachineOperand &Op) : Reg(Op.getReg()), Ty(SrcType::Ty_Reg) {} in SrcOp() function
132 SrcOp(const MachineInstrBuilder &MIB) : SrcMIB(MIB), Ty(SrcType::Ty_MIB) {} in SrcOp() function
133 SrcOp(const CmpInst::Predicate P) : Pred(P), Ty(SrcType::Ty_Predicate) {} in SrcOp() function
139 SrcOp(uint64_t V) : Imm(V), Ty(SrcType::Ty_Imm) {} in SrcOp() function
140 SrcOp(int64_t V) : Imm(V), Ty(SrcType::Ty_Imm) {} in SrcOp() function
DLegalizationArtifactCombiner.h300 unsigned SrcOp = SrcDef->getOpcode(); in tryCombineMerges() local
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/
DHexagonRDFOpt.cpp139 const MachineOperand &SrcOp = MI->getOperand(1); in INITIALIZE_PASS_DEPENDENCY() local
DHexagonExpandCondsets.cpp623 MachineInstr *HexagonExpandCondsets::genCondTfrFor(MachineOperand &SrcOp, in genCondTfrFor()
DHexagonFrameLowering.cpp2305 MachineOperand &SrcOp = SI.getOperand(2); in optimizeSpillSlots() local
DHexagonInstrInfo.cpp1098 const MachineOperand &SrcOp = MI.getOperand(2); in expandPostRAPseudo() local
DHexagonBitSimplify.cpp2535 const MachineOperand &SrcOp = MI->getOperand(1); in simplifyExtractLow() local
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
DSILowerControlFlow.cpp465 for (const auto &SrcOp : Def->explicit_operands()) in findMaskOperands() local
DSIInstrInfo.cpp1432 const MachineOperand &SrcOp = MI.getOperand(1); in expandPostRAPseudo() local
1596 const MachineOperand &SrcOp = MI.getOperand(I); in expandMovDPP64() local
DSIISelLowering.cpp8841 SDValue SrcOp = Op.getOperand(i); in isCanonicalized() local
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/
DMachineVerifier.cpp1279 const MachineOperand &SrcOp = MI->getOperand(1); in verifyPreISelGenericInstruction() local
1301 const MachineOperand &SrcOp = MI->getOperand(2); in verifyPreISelGenericInstruction() local
1529 const MachineOperand &SrcOp = MI->getOperand(1); in visitMachineInstrBefore() local
DMachineScheduler.cpp1689 const MachineOperand &SrcOp = Copy->getOperand(1); in constrainLocalCopy() local
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Linker/
DIRMover.cpp1227 MDNode *SrcOp = SrcModFlags->getOperand(I); in linkModuleFlagsMetadata() local
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/
DLegalizeDAG.cpp1745 SDValue SelectionDAGLegalize::EmitStackConvert(SDValue SrcOp, EVT SlotVT, in EmitStackConvert()
1750 SDValue SelectionDAGLegalize::EmitStackConvert(SDValue SrcOp, EVT SlotVT, in EmitStackConvert()
DSelectionDAG.cpp2543 SDValue SrcOp = Op.getOperand(i); in computeKnownBits() local
3540 SDValue SrcOp = Op.getOperand(i); in ComputeNumSignBits() local
DTargetLowering.cpp2299 SDValue SrcOp = Op.getOperand(i); in SimplifyDemandedVectorElts() local
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Transforms/InstCombine/
DInstCombineCasts.cpp1118 if (auto *SrcOp = dyn_cast<Instruction>(Src)) in visitZExt() local
DInstructionCombining.cpp2196 Value *SrcOp = BCI->getOperand(0); in visitGetElementPtrInst() local
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/SystemZ/
DSystemZISelLowering.cpp6579 SDValue SrcOp = Op.getOperand(1); in computeKnownBitsForTargetNode() local
6598 SDValue SrcOp = Op.getOperand(0); in computeKnownBitsForTargetNode() local
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Analysis/
DInstructionSimplify.cpp3287 Value *SrcOp = LI->getOperand(0); in SimplifyICmpInst() local
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
DX86ISelLowering.cpp7925 static SDValue getVShift(bool isLeft, EVT VT, SDValue SrcOp, unsigned NumBits, in getVShift()
7937 static SDValue LowerAsSplatVectorLoad(SDValue SrcOp, MVT VT, const SDLoc &dl, in LowerAsSplatVectorLoad()
23286 SDValue SrcOp, uint64_t ShiftAmt, in getTargetVShiftByConstNode()
23366 SDValue SrcOp, SDValue ShAmt, in getTargetVShiftNode()
33987 SDValue SrcOp = Ops[i]; in combineX86ShufflesConstants() local
35121 SDValue SrcOp = N->getOperand(0); in foldShuffleOfHorizOp() local
37061 SDValue SrcOp = SrcBC.getOperand(0); in combineExtractWithShuffle() local
37139 SDValue SrcOp = Ops[SrcIdx / Mask.size()]; in combineExtractWithShuffle() local
/third_party/skia/third_party/externals/swiftshader/third_party/subzero/src/
DIceTargetLoweringMIPS32.cpp5188 Operand *SrcOp = VarAssign->getSrc(0); in matchAssign() local
DIceTargetLoweringX8664.cpp4487 Operand *SrcOp = VarAssign->getSrc(0); in matchAssign() local
DIceTargetLoweringARM32.cpp5326 Operand *SrcOp = VarAssign->getSrc(0); in matchAssign() local
DIceTargetLoweringX8632.cpp5066 Operand *SrcOp = VarAssign->getSrc(0); in matchAssign() local

12