| /third_party/node/deps/v8/src/compiler/backend/arm/ |
| D | code-generator-arm.cc | 1340 __ vneg(i.OutputFloatRegister(), i.InputFloatRegister(0)); in AssembleArchInstruction() local
1404 __ vneg(i.OutputDoubleRegister(), i.InputDoubleRegister(0)); in AssembleArchInstruction() local
1838 __ vneg(i.OutputSimd128Register().low(), i.InputSimd128Register(0).low()); in AssembleArchInstruction() local
1839 __ vneg(i.OutputSimd128Register().high(), in AssembleArchInstruction() local
2193 __ vneg(i.OutputSimd128Register(), i.InputSimd128Register(0)); in AssembleArchInstruction() local
2342 __ vneg(Neon32, i.OutputSimd128Register(), i.InputSimd128Register(0)); in AssembleArchInstruction() local
2539 __ vneg(Neon16, i.OutputSimd128Register(), i.InputSimd128Register(0)); in AssembleArchInstruction() local
2710 __ vneg(Neon8, i.OutputSimd128Register(), i.InputSimd128Register(0)); in AssembleArchInstruction() local
|
| /third_party/node/deps/v8/src/codegen/arm/ |
| D | assembler-arm.cc | 3128 void Assembler::vneg(const DwVfpRegister dst, const DwVfpRegister src, in vneg() function in v8::internal::Assembler
3144 void Assembler::vneg(const SwVfpRegister dst, const SwVfpRegister src, in vneg() function in v8::internal::Assembler
4204 void Assembler::vneg(QwNeonRegister dst, QwNeonRegister src) { in vneg() function in v8::internal::Assembler
4211 void Assembler::vneg(NeonSize size, QwNeonRegister dst, QwNeonRegister src) { in vneg() function in v8::internal::Assembler
|
| /third_party/node/deps/ngtcp2/ngtcp2/lib/ |
| D | ngtcp2_conn.h | 669 } vneg; member
|
| /third_party/vixl/src/aarch32/ |
| D | assembler-aarch32.h | 5064 void vneg(DataType dt, DRegister rd, DRegister rm) { vneg(al, dt, rd, rm); } in vneg() function
5067 void vneg(DataType dt, QRegister rd, QRegister rm) { vneg(al, dt, rd, rm); } in vneg() function
5070 void vneg(DataType dt, SRegister rd, SRegister rm) { vneg(al, dt, rd, rm); } in vneg() function
|
| D | assembler-aarch32.cc | 21719 void Assembler::vneg(Condition cond, DataType dt, DRegister rd, DRegister rm) { in vneg() function in vixl::aarch32::Assembler
21760 void Assembler::vneg(Condition cond, DataType dt, QRegister rd, QRegister rm) { in vneg() function in vixl::aarch32::Assembler
21789 void Assembler::vneg(Condition cond, DataType dt, SRegister rd, SRegister rm) { in vneg() function in vixl::aarch32::Assembler
|
| D | disasm-aarch32.cc | 5464 void Disassembler::vneg(Condition cond, in vneg() function in vixl::aarch32::Disassembler
5473 void Disassembler::vneg(Condition cond, in vneg() function in vixl::aarch32::Disassembler
5482 void Disassembler::vneg(Condition cond, in vneg() function in vixl::aarch32::Disassembler
|