Home
last modified time | relevance | path

Searched +full:0 +full:x0003ffff (Results 1 – 25 of 59) sorted by relevance

123

/kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/nvkm/subdev/ibus/
Dgk104.c31 u32 addr = nvkm_rd32(device, 0x122120 + (i * 0x0800)); in gk104_ibus_intr_hub()
32 u32 data = nvkm_rd32(device, 0x122124 + (i * 0x0800)); in gk104_ibus_intr_hub()
33 u32 stat = nvkm_rd32(device, 0x122128 + (i * 0x0800)); in gk104_ibus_intr_hub()
41 u32 addr = nvkm_rd32(device, 0x124120 + (i * 0x0800)); in gk104_ibus_intr_rop()
42 u32 data = nvkm_rd32(device, 0x124124 + (i * 0x0800)); in gk104_ibus_intr_rop()
43 u32 stat = nvkm_rd32(device, 0x124128 + (i * 0x0800)); in gk104_ibus_intr_rop()
51 u32 addr = nvkm_rd32(device, 0x128120 + (i * 0x0800)); in gk104_ibus_intr_gpc()
52 u32 data = nvkm_rd32(device, 0x128124 + (i * 0x0800)); in gk104_ibus_intr_gpc()
53 u32 stat = nvkm_rd32(device, 0x128128 + (i * 0x0800)); in gk104_ibus_intr_gpc()
61 u32 intr0 = nvkm_rd32(device, 0x120058); in gk104_ibus_intr()
[all …]
Dgf117.c30 nvkm_mask(device, 0x122310, 0x0003ffff, 0x00000800); in gf117_ibus_init()
31 nvkm_mask(device, 0x122348, 0x0003ffff, 0x00000100); in gf117_ibus_init()
32 nvkm_mask(device, 0x1223b0, 0x0003ffff, 0x00000fff); in gf117_ibus_init()
33 return 0; in gf117_ibus_init()
Dgf100.c31 u32 addr = nvkm_rd32(device, 0x122120 + (i * 0x0400)); in gf100_ibus_intr_hub()
32 u32 data = nvkm_rd32(device, 0x122124 + (i * 0x0400)); in gf100_ibus_intr_hub()
33 u32 stat = nvkm_rd32(device, 0x122128 + (i * 0x0400)); in gf100_ibus_intr_hub()
41 u32 addr = nvkm_rd32(device, 0x124120 + (i * 0x0400)); in gf100_ibus_intr_rop()
42 u32 data = nvkm_rd32(device, 0x124124 + (i * 0x0400)); in gf100_ibus_intr_rop()
43 u32 stat = nvkm_rd32(device, 0x124128 + (i * 0x0400)); in gf100_ibus_intr_rop()
51 u32 addr = nvkm_rd32(device, 0x128120 + (i * 0x0400)); in gf100_ibus_intr_gpc()
52 u32 data = nvkm_rd32(device, 0x128124 + (i * 0x0400)); in gf100_ibus_intr_gpc()
53 u32 stat = nvkm_rd32(device, 0x128128 + (i * 0x0400)); in gf100_ibus_intr_gpc()
61 u32 intr0 = nvkm_rd32(device, 0x121c58); in gf100_ibus_intr()
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/radeon/
Dr600_reg.h31 #define R600_PCIE_PORT_INDEX 0x0038
32 #define R600_PCIE_PORT_DATA 0x003c
34 #define R600_RCU_INDEX 0x0100
35 #define R600_RCU_DATA 0x0104
37 #define R600_UVD_CTX_INDEX 0xf4a0
38 #define R600_UVD_CTX_DATA 0xf4a4
40 #define R600_MC_VM_FB_LOCATION 0x2180
41 #define R600_MC_FB_BASE_MASK 0x0000FFFF
42 #define R600_MC_FB_BASE_SHIFT 0
43 #define R600_MC_FB_TOP_MASK 0xFFFF0000
[all …]
/kernel/linux/linux-5.10/drivers/media/pci/dm1105/
Ddm1105.c41 #define DM1105_BOARD_UNKNOWN 0
52 #define PCI_VENDOR_ID_TRIGEM 0x109f
55 #define PCI_VENDOR_ID_AXESS 0x195d
58 #define PCI_DEVICE_ID_DM1105 0x036f
61 #define PCI_DEVICE_ID_DW2002 0x2002
64 #define PCI_DEVICE_ID_DW2004 0x2004
67 #define PCI_DEVICE_ID_DM05 0x1105
73 #define DM1105_TSCTR 0x00
74 #define DM1105_DTALENTH 0x04
77 #define DM1105_GPIOVAL 0x08
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/msm/adreno/
Dadreno_pm4.xml.h52 VS_DEALLOC = 0,
101 DI_PT_NONE = 0,
150 DI_SRC_SEL_DMA = 0,
157 DI_FACE_CULL_NONE = 0,
164 INDEX_SIZE_IGN = 0,
165 INDEX_SIZE_16_BIT = 0,
168 INDEX_SIZE_INVALID = 0,
172 IGNORE_VISIBILITY = 0,
177 CP_TYPE0_PKT = 0,
178 CP_TYPE1_PKT = 0x40000000,
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/watchdog/
Dsnps,dw-wdt.yaml52 default: [0x0001000 0x0002000 0x0004000 0x0008000
53 0x0010000 0x0020000 0x0040000 0x0080000
54 0x0100000 0x0200000 0x0400000 0x0800000
55 0x1000000 0x2000000 0x4000000 0x8000000]
70 reg = <0xffd02000 0x1000>;
71 interrupts = <0 171 4>;
79 reg = <0xffd02000 0x1000>;
80 interrupts = <0 171 4>;
83 snps,watchdog-tops = <0x000000FF 0x000001FF 0x000003FF
84 0x000007FF 0x0000FFFF 0x0001FFFF
[all …]
/kernel/linux/linux-5.10/arch/mips/include/asm/mach-rc32434/
Ddma.h17 #define DMA0_BASE_ADDR 0x18040000
31 #define DMA_DESC_COUNT_BIT 0
32 #define DMA_DESC_COUNT_MSK 0x0003ffff
34 #define DMA_DESC_DS_MSK 0x00300000
37 #define DMA_DESC_DEV_CMD_MSK 0x01c00000
40 #define DMA_DESC_DEV_CMD_BYTE 0
71 #define DMA_CHAN_RUN_BIT (1 << 0)
74 #define DMA_CHAN_MODE_MSK 0x0000000c
75 #define DMA_CHAN_MODE_AUTO 0
82 #define DMA_STAT_FINI (1 << 0)
[all …]
/kernel/linux/linux-5.10/arch/xtensa/kernel/
Djump_label.c13 #define J_OFFSET_MASK 0x0003ffff
17 #define J_INSN 0x6
18 #define NOP_INSN 0x0020f0
20 #define J_INSN 0x60000000
21 #define NOP_INSN 0x0f020000
51 return 0; in patch_text_stop_machine()
58 .cpu_count = ATOMIC_INIT(0), in patch_text()
81 BUG_ON(!((d & J_SIGN_MASK) == 0 || in arch_jump_label_transform()
/kernel/linux/linux-5.10/arch/mips/include/asm/txx9/
Dtx3927.h11 #define TX3927_REG_BASE 0xfffe0000UL
12 #define TX3927_REG_SIZE 0x00010000
13 #define TX3927_SDRAMC_REG (TX3927_REG_BASE + 0x8000)
14 #define TX3927_ROMC_REG (TX3927_REG_BASE + 0x9000)
15 #define TX3927_DMA_REG (TX3927_REG_BASE + 0xb000)
16 #define TX3927_IRC_REG (TX3927_REG_BASE + 0xc000)
17 #define TX3927_PCIC_REG (TX3927_REG_BASE + 0xd000)
18 #define TX3927_CCFG_REG (TX3927_REG_BASE + 0xe000)
20 #define TX3927_TMR_REG(ch) (TX3927_REG_BASE + 0xf000 + (ch) * 0x100)
22 #define TX3927_SIO_REG(ch) (TX3927_REG_BASE + 0xf300 + (ch) * 0x100)
[all …]
/kernel/linux/linux-5.10/drivers/media/usb/cx231xx/
Dcx231xx-reg.h17 #define SAV_ACTIVE_VIDEO_FIELD1 0x80
18 #define EAV_ACTIVE_VIDEO_FIELD1 0x90
20 #define SAV_ACTIVE_VIDEO_FIELD2 0xc0
21 #define EAV_ACTIVE_VIDEO_FIELD2 0xd0
23 #define SAV_VBLANK_FIELD1 0xa0
24 #define EAV_VBLANK_FIELD1 0xb0
26 #define SAV_VBLANK_FIELD2 0xe0
27 #define EAV_VBLANK_FIELD2 0xf0
29 #define SAV_VBI_FIELD1 0x20
30 #define EAV_VBI_FIELD1 0x30
[all …]
/kernel/linux/linux-5.10/drivers/net/ethernet/sfc/
Dsiena.c52 FRF_CZ_TC_TIMER_VAL, 0); in siena_push_irq_moderation()
60 if (efx->fc_disable++ == 0) in siena_prepare_flush()
66 if (--efx->fc_disable == 0) in siena_finish_flush()
72 EFX_OWORD32(0x0003FFFF, 0x0003FFFF, 0x0003FFFF, 0x0003FFFF) },
74 EFX_OWORD32(0x000103FF, 0x00000000, 0x00000000, 0x00000000) },
76 EFX_OWORD32(0xFFFFFFFE, 0xFFFFFFFF, 0x0003FFFF, 0x00000000) },
78 EFX_OWORD32(0x7FFF0037, 0xFFFF8000, 0xFFFFFFFF, 0x03FFFFFF) },
80 EFX_OWORD32(0xFFFEFE80, 0x1FFFFFFF, 0x020000FE, 0x007FFFFF) },
82 EFX_OWORD32(0x001FFFFF, 0x00000000, 0x00000000, 0x00000000) },
84 EFX_OWORD32(0x00000003, 0x00000000, 0x00000000, 0x00000000) },
[all …]
/kernel/linux/linux-5.10/drivers/net/ethernet/dec/tulip/
D21142.c21 static u16 t21142_csr13[] = { 0x0001, 0x0009, 0x0009, 0x0000, 0x0001, };
22 u16 t21142_csr14[] = { 0xFFFF, 0x0705, 0x0705, 0x0000, 0x7F3D, };
23 static u16 t21142_csr15[] = { 0x0008, 0x0006, 0x000E, 0x0008, 0x0008, };
36 int new_csr6 = 0; in t21142_media_task()
40 if ((csr14 & 0x80) && (csr12 & 0x7000) != 0x5000) in t21142_media_task()
46 if (tulip_check_duplex(dev) < 0) { in t21142_media_task()
70 } else if ((csr12 & 0x7000) != 0x5000) { in t21142_media_task()
77 new_csr6 = 0x82420000; in t21142_media_task()
78 dev->if_port = 0; in t21142_media_task()
79 iowrite32(0, ioaddr + CSR13); in t21142_media_task()
[all …]
/kernel/linux/linux-5.10/arch/m68k/mm/
Dcache.c24 "1: plpar (%0)\n" in virt_to_phys_slow()
29 "3: sub.l %0,%0\n" in virt_to_phys_slow()
37 : "0" (vaddr)); in virt_to_phys_slow()
44 "movec %%mmusr, %0\n\t" in virt_to_phys_slow()
55 asm volatile ("ptestr %3,%2@,#7,%0\n\t" in virt_to_phys_slow()
60 return 0; in virt_to_phys_slow()
64 return (*descaddr & 0xfe000000) | (vaddr & 0x01ffffff); in virt_to_phys_slow()
66 return (*descaddr & 0xfffc0000) | (vaddr & 0x0003ffff); in virt_to_phys_slow()
71 return 0; in virt_to_phys_slow()
83 flush_cf_icache(0, end); in flush_icache_user_range()
[all …]
/kernel/linux/linux-5.10/arch/arm/mach-pxa/
Dhimalaya.c31 .lcd_format = 0x00000003,
32 .lcdd_cntl1 = 0x00000000,
33 .lcdd_cntl2 = 0x0003ffff,
34 .genlcd_cntl1 = 0x00fff003,
35 .genlcd_cntl2 = 0x00000003,
36 .genlcd_cntl3 = 0x000102aa,
42 .left_margin = 0,
45 .lower_margin = 0,
46 .crtc_ss = 0x80150014,
47 .crtc_ls = 0xa0fb00f7,
[all …]
Deseries.c49 memblock_add(0xa0000000, SZ_128M); in eseries_fixup()
51 memblock_add(0xa0000000, SZ_64M); in eseries_fixup()
78 gpio_set_value(GPIO_ESERIES_TMIO_SUSPEND, 0); in eseries_tmio_enable()
79 gpio_set_value(GPIO_ESERIES_TMIO_PCLR, 0); in eseries_tmio_enable()
85 return 0; in eseries_tmio_enable()
90 gpio_set_value(GPIO_ESERIES_TMIO_SUSPEND, 0); in eseries_tmio_disable()
91 gpio_set_value(GPIO_ESERIES_TMIO_PCLR, 0); in eseries_tmio_disable()
92 return 0; in eseries_tmio_disable()
97 gpio_set_value(GPIO_ESERIES_TMIO_SUSPEND, 0); in eseries_tmio_suspend()
98 return 0; in eseries_tmio_suspend()
[all …]
/kernel/linux/linux-5.10/arch/mips/rb532/
Dirq.c61 .mask = 0x0000efff,
62 .base_addr = (u32 *) KSEG1ADDR(IC_GROUP0_PEND + 0 * IC_GROUP_OFFSET)},
64 .mask = 0x00001fff,
67 .mask = 0x00000007,
70 .mask = 0x0003ffff,
73 .mask = 0xffffffff,
93 int ipnum = 0x100 << ip; in enable_local_irq()
100 int ipnum = 0x100 << ip; in disable_local_irq()
107 int ipnum = 0x100 << ip; in ack_local_irq()
118 if (ip < 0) in rb532_enable_irq()
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/include/asic_reg/mmhub/
Dmmhub_9_4_1_default.h26 #define mmDAGB0_RDCLI0_DEFAULT 0xfe5fe0f9
27 #define mmDAGB0_RDCLI1_DEFAULT 0xfe5fe0f9
28 #define mmDAGB0_RDCLI2_DEFAULT 0xfe5fe0f9
29 #define mmDAGB0_RDCLI3_DEFAULT 0xfe5fe0f9
30 #define mmDAGB0_RDCLI4_DEFAULT 0xfe5fe0f9
31 #define mmDAGB0_RDCLI5_DEFAULT 0xfe5fe0f9
32 #define mmDAGB0_RDCLI6_DEFAULT 0xfe5fe0f9
33 #define mmDAGB0_RDCLI7_DEFAULT 0xfe5fe0f9
34 #define mmDAGB0_RDCLI8_DEFAULT 0xfe5fe0f9
35 #define mmDAGB0_RDCLI9_DEFAULT 0xfe5fe0f9
[all …]
Dmmhub_1_0_default.h26 #define mmDAGB0_RDCLI0_DEFAULT 0xfe5fe0f9
27 #define mmDAGB0_RDCLI1_DEFAULT 0xfe5fe0f9
28 #define mmDAGB0_RDCLI2_DEFAULT 0xfe5fe0f9
29 #define mmDAGB0_RDCLI3_DEFAULT 0xfe5fe0f9
30 #define mmDAGB0_RDCLI4_DEFAULT 0xfe5fe0f9
31 #define mmDAGB0_RDCLI5_DEFAULT 0xfe5fe0f9
32 #define mmDAGB0_RDCLI6_DEFAULT 0xfe5fe0f9
33 #define mmDAGB0_RDCLI7_DEFAULT 0xfe5fe0f9
34 #define mmDAGB0_RDCLI8_DEFAULT 0xfe5fe0f9
35 #define mmDAGB0_RDCLI9_DEFAULT 0xfe5fe0f9
[all …]
/kernel/linux/linux-5.10/sound/isa/gus/
Dgus_dma.c17 snd_gf1_write8(gus, SNDRV_GF1_GB_DRAM_DMA_CONTROL, 0x00); in snd_gf1_dma_ack()
33 snd_printdd("dma_transfer: addr=0x%x, buf=0x%lx, count=0x%x\n", in snd_gf1_dma_program()
40 if (addr & 0x1f) { in snd_gf1_dma_program()
41 snd_printd("snd_gf1_dma_transfer: unaligned address (0x%x)?\n", addr); in snd_gf1_dma_program()
44 address = (addr & 0x000c0000) | ((addr & 0x0003ffff) >> 1); in snd_gf1_dma_program()
51 #if 0 in snd_gf1_dma_program()
52 dma_cmd |= 0x08; in snd_gf1_dma_program()
65 #if 0 in snd_gf1_dma_program()
66 snd_printk(KERN_DEBUG "address = 0x%x, count = 0x%x, dma_cmd = 0x%x\n", in snd_gf1_dma_program()
71 address_high = ((address >> 16) & 0x000000f0) | (address & 0x0000000f); in snd_gf1_dma_program()
[all …]
/kernel/linux/linux-5.10/include/linux/
Dtimer.h64 #define TIMER_CPUMASK 0x0003FFFF
65 #define TIMER_MIGRATING 0x00040000
67 #define TIMER_DEFERRABLE 0x00080000
68 #define TIMER_PINNED 0x00100000
69 #define TIMER_IRQSAFE 0x00200000
72 #define TIMER_ARRAYMASK 0xFFC00000
86 __TIMER_INITIALIZER(_function, 0)
116 } while (0)
123 } while (0)
164 * return value: 1 if the timer is pending, 0 if not.
/kernel/linux/linux-5.10/drivers/atm/
DuPD98401.h14 #define uPD98401_PORTS 0x24 /* probably more ? */
21 #define uPD98401_OPEN_CHAN 0x20000000 /* open channel */
22 #define uPD98401_CHAN_ADDR 0x0003fff8 /* channel address */
24 #define uPD98401_CLOSE_CHAN 0x24000000 /* close channel */
25 #define uPD98401_CHAN_RT 0x02000000 /* RX/TX (0 TX, 1 RX) */
26 #define uPD98401_DEACT_CHAN 0x28000000 /* deactivate channel */
27 #define uPD98401_TX_READY 0x30000000 /* TX ready */
28 #define uPD98401_ADD_BAT 0x34000000 /* add batches */
29 #define uPD98401_POOL 0x000f0000 /* pool number */
31 #define uPD98401_POOL_NUMBAT 0x0000ffff /* number of batches */
[all …]
/kernel/linux/linux-5.10/arch/mips/ath25/
Dar2315_regs.h20 #define AR2315_IRQ_MISC (MIPS_CPU_IRQ_BASE + 2) /* C0_CAUSE: 0x0400 */
21 #define AR2315_IRQ_WLAN0 (MIPS_CPU_IRQ_BASE + 3) /* C0_CAUSE: 0x0800 */
22 #define AR2315_IRQ_ENET0 (MIPS_CPU_IRQ_BASE + 4) /* C0_CAUSE: 0x1000 */
23 #define AR2315_IRQ_LCBUS_PCI (MIPS_CPU_IRQ_BASE + 5) /* C0_CAUSE: 0x2000 */
24 #define AR2315_IRQ_WLAN0_POLL (MIPS_CPU_IRQ_BASE + 6) /* C0_CAUSE: 0x4000 */
29 #define AR2315_MISC_IRQ_UART0 0
43 #define AR2315_SPI_READ_BASE 0x08000000 /* SPI flash */
44 #define AR2315_SPI_READ_SIZE 0x01000000
45 #define AR2315_WLAN0_BASE 0x10000000 /* Wireless MMR */
46 #define AR2315_PCI_BASE 0x10100000 /* PCI MMR */
[all …]
/kernel/linux/linux-5.10/arch/mips/include/asm/mach-ath79/
Dar71xx_regs.h19 #define AR71XX_APB_BASE 0x18000000
20 #define AR71XX_GE0_BASE 0x19000000
21 #define AR71XX_GE0_SIZE 0x10000
22 #define AR71XX_GE1_BASE 0x1a000000
23 #define AR71XX_GE1_SIZE 0x10000
24 #define AR71XX_EHCI_BASE 0x1b000000
25 #define AR71XX_EHCI_SIZE 0x1000
26 #define AR71XX_OHCI_BASE 0x1c000000
27 #define AR71XX_OHCI_SIZE 0x1000
28 #define AR71XX_SPI_BASE 0x1f000000
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/msm/disp/mdp5/
Dmdp5_cfg.c22 0,
35 .base = { 0x00500, 0x00600, 0x00700, 0x00800, 0x00900 },
36 .flush_hw_mask = 0x0003ffff,
40 .base = { 0x01100, 0x01500, 0x01900 },
45 0,
49 .base = { 0x01d00, 0x02100, 0x02500 },
53 0,
57 .base = { 0x02900, 0x02d00 },
60 0,
64 .base = { 0x03100, 0x03500, 0x03900, 0x03d00, 0x04100 },
[all …]

123