/kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/ |
D | navi10_ih.c | 97 if (amdgpu_sriov_vf(adev) && adev->asic_type < CHIP_NAVI10) { in navi10_ih_enable_interrupts() 112 if (amdgpu_sriov_vf(adev) && adev->asic_type < CHIP_NAVI10) { in navi10_ih_enable_interrupts() 128 if (amdgpu_sriov_vf(adev) && adev->asic_type < CHIP_NAVI10) { in navi10_ih_enable_interrupts() 154 if (amdgpu_sriov_vf(adev) && adev->asic_type < CHIP_NAVI10) { in navi10_ih_disable_interrupts() 173 if (amdgpu_sriov_vf(adev) && adev->asic_type < CHIP_NAVI10) { in navi10_ih_disable_interrupts() 193 if (amdgpu_sriov_vf(adev) && adev->asic_type < CHIP_NAVI10) { in navi10_ih_disable_interrupts() 301 if (amdgpu_sriov_vf(adev) && adev->asic_type < CHIP_NAVI10) { in navi10_ih_irq_init() 360 if (amdgpu_sriov_vf(adev) && adev->asic_type < CHIP_NAVI10) { in navi10_ih_irq_init() 386 if (amdgpu_sriov_vf(adev) && adev->asic_type < CHIP_NAVI10) { in navi10_ih_irq_init() 675 if (adev->asic_type < CHIP_NAVI10) { in navi10_ih_sw_init()
|
D | amdgpu_drv.c | 1067 {0x1002, 0x7310, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI10}, 1068 {0x1002, 0x7312, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI10}, 1069 {0x1002, 0x7318, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI10}, 1070 {0x1002, 0x7319, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI10}, 1071 {0x1002, 0x731A, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI10}, 1072 {0x1002, 0x731B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI10}, 1073 {0x1002, 0x731E, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI10}, 1074 {0x1002, 0x731F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI10},
|
D | athub_v2_0.c | 76 case CHIP_NAVI10: in athub_v2_0_set_clockgating()
|
D | nv.c | 433 case CHIP_NAVI10: in nv_reg_base_init() 484 case CHIP_NAVI10: in nv_set_ip_blocks() 724 case CHIP_NAVI10: in nv_common_early_init() 1060 case CHIP_NAVI10: in nv_common_set_clockgating_state()
|
D | gmc_v10_0.c | 745 case CHIP_NAVI10: in gmc_v10_0_mc_init() 807 case CHIP_NAVI10: in gmc_v10_0_sw_init() 920 case CHIP_NAVI10: in gmc_v10_0_init_golden_registers()
|
D | mmhub_v2_0.c | 132 case CHIP_NAVI10: in mmhub_v2_0_print_l2_protection_fault_status() 633 case CHIP_NAVI10: in mmhub_v2_0_set_clockgating()
|
D | psp_v11_0.c | 90 case CHIP_NAVI10: in psp_v11_0_init_microcode() 150 case CHIP_NAVI10: in psp_v11_0_init_microcode()
|
D | amdgpu_virt.c | 651 case CHIP_NAVI10: in amdgpu_detect_virtualization() 691 case CHIP_NAVI10: in amdgpu_detect_virtualization()
|
D | amdgpu_gfx.c | 388 if (adev->asic_type >= CHIP_NAVI10 && amdgpu_async_gfx_ring) { in amdgpu_gfx_mqd_sw_init() 436 if (adev->asic_type >= CHIP_NAVI10 && amdgpu_async_gfx_ring) { in amdgpu_gfx_mqd_sw_fini()
|
D | amdgpu_gmc.c | 393 case CHIP_NAVI10: in amdgpu_gmc_tmz_set()
|
D | sdma_v5_0.c | 155 case CHIP_NAVI10: in sdma_v5_0_init_golden_registers() 216 case CHIP_NAVI10: in sdma_v5_0_init_microcode() 1569 case CHIP_NAVI10: in sdma_v5_0_set_clockgating_state()
|
D | amdgpu_device.c | 1813 case CHIP_NAVI10: in amdgpu_device_parse_gpu_info_fw() 1991 case CHIP_NAVI10: in amdgpu_device_ip_early_init() 3009 case CHIP_NAVI10: in amdgpu_device_asic_has_dc_support() 3328 if (amdgpu_mes && adev->asic_type >= CHIP_NAVI10) in amdgpu_device_init() 4180 case CHIP_NAVI10: in amdgpu_device_should_recover_gpu()
|
D | amdgpu_psp.c | 98 case CHIP_NAVI10: in psp_early_init() 183 if (adev->asic_type == CHIP_NAVI10 || adev->asic_type == CHIP_SIENNA_CICHLID) { in psp_sw_init() 211 if (adev->asic_type == CHIP_NAVI10 || in psp_sw_fini()
|
D | amdgpu_ucode.c | 389 case CHIP_NAVI10: in amdgpu_ucode_get_load_type()
|
D | gfx_v10_0.c | 3341 case CHIP_NAVI10: in gfx_v10_0_init_spm_golden_registers() 3364 case CHIP_NAVI10: in gfx_v10_0_init_golden_registers() 3572 case CHIP_NAVI10: in gfx_v10_0_check_fw_write_wait() 3648 case CHIP_NAVI10: in gfx_v10_0_check_gfxoff_flag() 3679 case CHIP_NAVI10: in gfx_v10_0_init_microcode() 4235 case CHIP_NAVI10: in gfx_v10_0_gpu_early_init() 4359 case CHIP_NAVI10: in gfx_v10_0_sw_init() 4739 if (adev->asic_type == CHIP_NAVI10 || in gfx_v10_0_tcp_harvest() 7242 case CHIP_NAVI10: in gfx_v10_0_early_init() 7618 case CHIP_NAVI10: in gfx_v10_0_set_powergating_state() [all …]
|
D | amdgpu_vcn.c | 103 case CHIP_NAVI10: in amdgpu_vcn_sw_init()
|
D | mes_v10_1.c | 282 case CHIP_NAVI10: in mes_v10_1_init_microcode()
|
/kernel/linux/linux-5.10/include/drm/ |
D | amd_asic_type.h | 54 CHIP_NAVI10, /* 25 */ enumerator
|
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdkfd/ |
D | kfd_flat_memory.c | 415 case CHIP_NAVI10: in kfd_init_apertures()
|
D | kfd_device.c | 74 [CHIP_NAVI10] = &gfx_v10_kfd2kgd, 412 .asic_family = CHIP_NAVI10, 520 [CHIP_NAVI10] = {&navi10_device_info, NULL}, 602 } else if (kfd->device_info->asic_family < CHIP_NAVI10) { in kfd_cwsr_init()
|
D | kfd_packet_manager.c | 245 case CHIP_NAVI10: in pm_init()
|
D | kfd_crat.c | 681 case CHIP_NAVI10: in kfd_fill_gpu_cache_info()
|
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/pm/swsmu/smu11/ |
D | navi10_ppt.c | 324 (adev->asic_type == CHIP_NAVI10) && in navi10_get_allowed_feature_mask() 333 (adev->asic_type == CHIP_NAVI10) && in navi10_get_allowed_feature_mask() 1175 case CHIP_NAVI10: in navi10_populate_umd_state_clk() 2202 if (adev->asic_type == CHIP_NAVI10 || in navi10_need_umc_cdr_workaround() 2311 if (((adev->asic_type == CHIP_NAVI10) && (pmfw_version >= 0x2a3500)) || in navi10_run_umc_cdr_workaround() 2331 if (adev->asic_type == CHIP_NAVI10) in navi10_run_umc_cdr_workaround() 2337 if (adev->asic_type == CHIP_NAVI10) in navi10_run_umc_cdr_workaround()
|
D | smu_v11_0.c | 97 case CHIP_NAVI10: in smu_v11_0_init_microcode() 232 case CHIP_NAVI10: in smu_v11_0_check_fw_version() 1066 case CHIP_NAVI10: in smu_v11_0_gfx_off_control()
|
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/pm/swsmu/ |
D | amdgpu_smu.c | 386 case CHIP_NAVI10: in smu_set_funcs() 1054 if (adev->asic_type < CHIP_NAVI10) { in smu_start_smc_engine() 1173 (adev->asic_type >= CHIP_NAVI10) && in smu_disable_dpms() 1200 if (adev->asic_type >= CHIP_NAVI10 && in smu_disable_dpms()
|