/kernel/linux/linux-5.10/arch/arm/include/asm/mach/ |
D | pci.h | 27 u8 (*swizzle)(struct pci_dev *dev, u8 *pin); member 44 u8 (*swizzle)(struct pci_dev *, u8 *); member
|
/kernel/linux/linux-5.10/drivers/gpu/drm/i915/gem/selftests/ |
D | i915_gem_mman.c | 25 unsigned int swizzle; member 63 switch (tile->swizzle) { in tiled_offset() 341 tile.swizzle = I915_BIT_6_SWIZZLE_NONE; in igt_partial_tiling() 366 tile.swizzle = i915->ggtt.bit_6_swizzle_x; in igt_partial_tiling() 369 tile.swizzle = i915->ggtt.bit_6_swizzle_y; in igt_partial_tiling() 373 GEM_BUG_ON(tile.swizzle == I915_BIT_6_SWIZZLE_UNKNOWN); in igt_partial_tiling() 374 if (tile.swizzle == I915_BIT_6_SWIZZLE_9_17 || in igt_partial_tiling() 375 tile.swizzle == I915_BIT_6_SWIZZLE_9_10_17) in igt_partial_tiling() 482 tile.swizzle = I915_BIT_6_SWIZZLE_NONE; in igt_smoke_tiling() 486 tile.swizzle = i915->ggtt.bit_6_swizzle_x; in igt_smoke_tiling() [all …]
|
D | i915_gem_client_blt.c | 315 unsigned int swizzle; in tiled_offset() local 329 swizzle = gt->ggtt->bit_6_swizzle_x; in tiled_offset() 339 swizzle = gt->ggtt->bit_6_swizzle_y; in tiled_offset() 342 switch (swizzle) { in tiled_offset()
|
/kernel/linux/linux-5.10/arch/arm/kernel/ |
D | bios32.c | 367 if (sys->swizzle) in pcibios_swizzle() 368 slot = sys->swizzle(dev, pin); in pcibios_swizzle() 445 sys->swizzle = hw->swizzle; in pcibios_init_hw()
|
/kernel/linux/linux-5.10/arch/arm/mach-footbridge/ |
D | cats-pci.c | 48 .swizzle = cats_no_swizzle,
|
/kernel/linux/linux-5.10/arch/arm64/boot/dts/qcom/ |
D | sc7180-trogdor-lazor-r0.dts | 21 * that means we no longer need the swizzle.
|
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/inc/hw/ |
D | dchubbub.h | 127 enum swizzle_mode_values swizzle,
|
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn30/ |
D | dcn30_hubbub.c | 138 enum swizzle_mode_values swizzle, in hubbub3_dcc_support_swizzle() argument 147 switch (swizzle) { in hubbub3_dcc_support_swizzle()
|
D | dcn30_hubbub.h | 102 enum swizzle_mode_values swizzle,
|
D | dcn30_hubp.c | 335 SW_MODE, info->gfx9.swizzle, in hubp3_program_tiling()
|
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn20/ |
D | dcn20_hubbub.h | 95 enum swizzle_mode_values swizzle,
|
D | dcn20_hubbub.c | 57 enum swizzle_mode_values swizzle, in hubbub2_dcc_support_swizzle() argument 66 switch (swizzle) { in hubbub2_dcc_support_swizzle()
|
D | dcn20_resource.c | 1803 enum swizzle_mode_values swizzle, in swizzle_to_dml_params() argument 1806 switch (swizzle) { in swizzle_to_dml_params() 2350 swizzle_mode_to_macro_tile_size(pln->tiling_info.gfx9.swizzle); 2351 swizzle_to_dml_params(pln->tiling_info.gfx9.swizzle, 3319 enum swizzle_mode_values swizzle = DC_SW_LINEAR; local 3322 swizzle = DC_SW_64KB_D; 3324 swizzle = DC_SW_64KB_S; 3326 plane_state->tiling_info.gfx9.swizzle = swizzle;
|
D | dcn20_hubp.c | 321 SW_MODE, info->gfx9.swizzle, in hubp2_program_tiling()
|
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/core/ |
D | dc_debug.c | 170 plane_state->tiling_info.gfx9.swizzle); in pre_surface_trace() 256 update->plane_info->tiling_info.gfx9.swizzle); in update_surface_trace()
|
D | dc.c | 1783 if (u->plane_info->tiling_info.gfx9.swizzle != DC_SW_LINEAR) { in get_plane_info_update_type()
|
D | dc_resource.c | 2232 pipe_ctx->plane_state->tiling_info.gfx9.swizzle == DC_SW_UNKNOWN) { in dc_validate_global_state()
|
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn10/ |
D | dcn10_resource.c | 1274 enum swizzle_mode_values swizzle = DC_SW_LINEAR; in dcn10_patch_unknown_plane_state() local 1277 swizzle = DC_SW_64KB_D; in dcn10_patch_unknown_plane_state() 1279 swizzle = DC_SW_64KB_S; in dcn10_patch_unknown_plane_state() 1281 plane_state->tiling_info.gfx9.swizzle = swizzle; in dcn10_patch_unknown_plane_state()
|
D | dcn10_hubbub.c | 713 enum swizzle_mode_values swizzle, in hubbub1_dcc_support_swizzle() argument 721 switch (swizzle) { in hubbub1_dcc_support_swizzle()
|
D | dcn10_hubp.c | 157 SW_MODE, info->gfx9.swizzle, in hubp1_program_tiling()
|
/kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/nvkm/engine/ce/fuc/ |
D | com.fuc | 416 // Calculates the hw swizzle mask and adjusts the surface's xcnt to match 419 // zero out a chunk of the stack to store the swizzle into 435 // convert FORMAT swizzle mask to hw swizzle mask
|
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/ |
D | dc_hw_types.h | 380 enum swizzle_mode_values swizzle; member
|
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/calcs/ |
D | dcn_calcs.c | 338 input->src.sw_mode = pipe->plane_state->tiling_info.gfx9.swizzle; in pipe_ctx_to_e2e_pipe_params() 347 …src.macro_tile_size = swizzle_mode_to_macro_tile_size(pipe->plane_state->tiling_info.gfx9.swizzle); in pipe_ctx_to_e2e_pipe_params() 1025 pipe->plane_state->tiling_info.gfx9.swizzle); in dcn_validate_bandwidth()
|
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dce/ |
D | dce_mem_input.c | 437 GRPH_SW_MODE, info->gfx9.swizzle, in program_tiling()
|
/kernel/linux/linux-5.10/drivers/gpu/drm/i915/ |
D | i915_debugfs.c | 1120 static const char *swizzle_string(unsigned swizzle) in swizzle_string() argument 1122 switch (swizzle) { in swizzle_string()
|