Home
last modified time | relevance | path

Searched refs:A32 (Results 1 – 25 of 65) sorted by relevance

123

/third_party/elfutils/libcpu/
Dbpf_disasm.c65 #define A32(O, S) REG(1) " = " REGU(1) " " #O " " S macro
174 code_fmt = A32(+, IMMS(2)); in bpf_disasm()
177 code_fmt = A32(-, IMMS(2)); in bpf_disasm()
180 code_fmt = A32(*, IMMS(2)); in bpf_disasm()
183 code_fmt = A32(/, IMMS(2)); in bpf_disasm()
186 code_fmt = A32(|, IMMX(2)); in bpf_disasm()
189 code_fmt = A32(&, IMMX(2)); in bpf_disasm()
192 code_fmt = A32(<<, IMMS(2)); in bpf_disasm()
195 code_fmt = A32(>>, IMMS(2)); in bpf_disasm()
198 code_fmt = A32(%%, IMMS(2)); in bpf_disasm()
[all …]
/third_party/skia/third_party/externals/harfbuzz/test/shape/data/text-rendering-tests/tests/
DSHLANA-8.tests7 …--remove-default-ignorables --font-funcs=ft;U+1A29,U+1A60,U+1A3F,U+1A59,U+1A32,U+1A69,U+1A74;[uni1…
8 …font-size=1000 --ned --remove-default-ignorables --font-funcs=ft;U+1A45,U+1A32,U+1A5B,U+1A69;[uni1…
9 …font-size=1000 --ned --remove-default-ignorables --font-funcs=ft;U+1A45,U+1A32,U+1A60,U+1A33,U+1A6…
DSHLANA-6.tests3 …e-default-ignorables --font-funcs=ft;U+1A36,U+1A70,U+1A6B,U+1A76,U+1A60,U+1A32;[uni1A70|uni1A36@59…
6 …font-size=1000 --ned --remove-default-ignorables --font-funcs=ft;U+1A48,U+1A32,U+1A6F,U+1A3E,U+1A6…
DSHLANA-10.tests18 …--remove-default-ignorables --font-funcs=ft;U+1A46,U+1A63,U+1A48,U+1A60,U+1A32,U+1A55,U+1A7A;[uni1…
19 …--remove-default-ignorables --font-funcs=ft;U+1A48,U+1A63,U+1A48,U+1A60,U+1A32,U+1A55,U+1A7C;[uni1…
27 ….ttf;--font-size=1000 --ned --remove-default-ignorables --font-funcs=ft;U+1A32,U+1A6F,U+1A60,U+1A3…
28 ….ttf;--font-size=1000 --ned --remove-default-ignorables --font-funcs=ft;U+1A32,U+1A6C,U+1A74,U+1A7…
29 ….ttf;--font-size=1000 --ned --remove-default-ignorables --font-funcs=ft;U+1A32,U+1A6C,U+1A74,U+1A7…
41 ….ttf;--font-size=1000 --ned --remove-default-ignorables --font-funcs=ft;U+1A32,U+1A66,U+034F,U+1A6…
DSHLANA-5.tests7 …--remove-default-ignorables --font-funcs=ft;U+1A4B,U+1A6B,U+1A36,U+1A60,U+1A32,U+1A55,U+1A63,U+1A6…
11 ….ttf;--font-size=1000 --ned --remove-default-ignorables --font-funcs=ft;U+1A32,U+1A75,U+1A63,U+1A7…
DSHLANA-2.tests2 ….ttf;--font-size=1000 --ned --remove-default-ignorables --font-funcs=ft;U+1A32,U+1A75,U+1A63,U+1A6…
11 ….ttf;--font-size=1000 --ned --remove-default-ignorables --font-funcs=ft;U+1A32,U+1A63,U+1A60,U+1A3…
DSHLANA-1.tests4 ….ttf;--font-size=1000 --ned --remove-default-ignorables --font-funcs=ft;U+1A32,U+1A60,U+1A45,U+1A6…
20 ….ttf;--font-size=1000 --ned --remove-default-ignorables --font-funcs=ft;U+1A32,U+1A6E,U+1A61;[uni1…
DSHLANA-7.tests15 … --ned --remove-default-ignorables --font-funcs=ft;U+1A35,U+1A64,U+1A60,U+1A32,U+1A69;[uni1A35|uni…
/third_party/vixl/
DREADME.OpenSource9 … "Description": "vixl is a programmatic assemblers to generate A64, A32 or T32 code at runtime."
DREADME.md19 1. Programmatic **assemblers** to generate A64, A32 or T32 code at runtime. The
/third_party/vixl/examples/aarch32/
Dabs.cc48 MacroAssembler masm(A32); in main()
/third_party/vixl/benchmarks/aarch32/
Dbench-dataop.cc86 benchmark(instructions, A32); in main()
Dbench-branch-masm.cc91 benchmark(iterations, A32); in main()
Dbench-literal.cc98 benchmark(iterations, literals, A32); in main()
Dbench-branch-link-masm.cc101 benchmark(iterations, A32); in main()
/third_party/vixl/src/aarch32/
Dconstants-aarch32.h41 enum InstructionSet { A32, T32 }; enumerator
45 const InstructionSet kDefaultISA = A32;
Dlocation-aarch32.h91 VIXL_ASSERT(isa == A32); in EmitOperator()
Dassembler-aarch32.h112 VIXL_ASSERT(isa == A32); in isa_()
131 VIXL_ASSERT(isa == A32); in AssemblerBase()
148 VIXL_ASSERT(isa == A32); in AssemblerBase()
159 VIXL_ASSERT(isa == A32); in UseInstructionSet()
170 InstructionSet GetInstructionSetInUse() const { return A32; } in GetInstructionSetInUse()
178 void UseA32() { UseInstructionSet(A32); } in UseA32()
180 bool IsUsingA32() const { return GetInstructionSetInUse() == A32; } in IsUsingA32()
/third_party/vixl/doc/aarch32/
Dgetting-started-aarch32.md223 If you generated T32 code instead of A32 code, you must use
225 mixed T32 and A32 code, the result won't be accurate (everything will be
226 disassembled as T32 or A32 code).
/third_party/vixl/test/aarch32/
Dtest-assembler-aarch32.cc62 void Test##Name() { Test##Name##Impl(A32); } \
77 Test##Name##Impl(A32); \
3106 VIXL_CHECK(assm.GetInstructionSetInUse() == A32); in CheckInstructionSetA32()
3143 CheckInstructionSetA32(Assembler(A32)); in TEST_NOASM()
3144 CheckInstructionSetA32(Assembler(1024, A32)); in TEST_NOASM()
3145 CheckInstructionSetA32(Assembler(buffer, sizeof(buffer), A32)); in TEST_NOASM()
3147 CheckInstructionSetA32(MacroAssembler(A32)); in TEST_NOASM()
3148 CheckInstructionSetA32(MacroAssembler(1024, A32)); in TEST_NOASM()
3149 CheckInstructionSetA32(MacroAssembler(buffer, sizeof(buffer), A32)); in TEST_NOASM()
3178 assm.UseInstructionSet(A32); in TEST_NOASM()
[all …]
/third_party/vixl/test/aarch32/config/
Dtemplate-assembler-negative-aarch32.cc.in102 masm.IsUsingT32() ? "T32" : "A32");
/third_party/icu/icu4c/source/data/unidata/
DDerivedCoreProperties.txt392 0A32..0A33 ; Alphabetic
1200 11A0B..11A32 ; Alphabetic
6206 0A32..0A33 ; ID_Start
6709 11A0B..11A32 ; ID_Start
7020 0A32..0A33 ; ID_Continue
7970 11A0B..11A32 ; ID_Continue
8311 0A32..0A33 ; XID_Start
8818 11A0B..11A32 ; XID_Start
9125 0A32..0A33 ; XID_Continue
10080 11A0B..11A32 ; XID_Continue
[all …]
/third_party/skia/third_party/externals/icu/source/data/unidata/
DDerivedCoreProperties.txt390 0A32..0A33 ; Alphabetic
1175 11A0B..11A32 ; Alphabetic
6030 0A32..0A33 ; ID_Start
6517 11A0B..11A32 ; ID_Start
6801 0A32..0A33 ; ID_Continue
7725 11A0B..11A32 ; ID_Continue
8022 0A32..0A33 ; XID_Start
8513 11A0B..11A32 ; XID_Start
8793 0A32..0A33 ; XID_Continue
9722 11A0B..11A32 ; XID_Continue
[all …]
/third_party/rust/crates/minimal-lexical/etc/correctness/test-parse-golang/parse-number-fxx-test-data/data/
Dfreetype-2-7.txt2125 6A32 45463000 40A8C60000000000 3171
2126 6A32 45464000 40A8C80000000000 3172
2127 6A32 45465000 40A8CA0000000000 3173
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
DARM.td558 "Cortex-A32 ARM processors", []>;

123