Home
last modified time | relevance | path

Searched refs:BRW_OPCODE_HALT (Results 1 – 14 of 14) sorted by relevance

/third_party/mesa3d/src/intel/tools/
Di965_asm.c160 case BRW_OPCODE_HALT: in i965_postprocess_labels()
186 case BRW_OPCODE_HALT: in i965_postprocess_labels()
Di965_lex.l88 halt { yylval.integer = BRW_OPCODE_HALT; return HALT; }
/third_party/mesa3d/src/intel/compiler/
Dbrw_fs_cse.cpp328 if (inst->opcode == BRW_OPCODE_HALT || in opt_cse_local()
Dbrw_ir_performance.cpp605 case BRW_OPCODE_HALT: in instruction_desc()
1627 else if (inst->opcode == BRW_OPCODE_HALT && !halt_count++) in calculate_performance()
Dbrw_disasm.c47 opcode == BRW_OPCODE_HALT; in brw_has_jip()
60 opcode == BRW_OPCODE_HALT; in brw_has_uip()
1994 opcode == BRW_OPCODE_HALT || in brw_disassemble_inst()
Dbrw_eu_defines.h216 BRW_OPCODE_HALT, enumerator
Dbrw_eu.c656 { BRW_OPCODE_HALT, 42, "halt", 0, 0, GFX_ALL },
Dbrw_fs_generator.cpp255 assert(brw_inst_opcode(p->isa, patch) == BRW_OPCODE_HALT); in patch_halt_jumps()
2295 case BRW_OPCODE_HALT: in generate_code()
Dbrw_eu_emit.c1801 insn = next_insn(p, BRW_OPCODE_HALT); in brw_HALT()
2935 case BRW_OPCODE_HALT: in brw_find_next_block_end()
3031 case BRW_OPCODE_HALT: { in brw_set_uip_jip()
Dbrw_schedule_instructions.cpp1034 n->exit = (n->inst->opcode == BRW_OPCODE_HALT ? n : NULL); in compute_exits()
Dbrw_fs.cpp3049 if (inst->opcode == BRW_OPCODE_HALT) in opt_redundant_halt()
3066 !prev->is_head_sentinel() && prev->opcode == BRW_OPCODE_HALT; in opt_redundant_halt()
3309 case BRW_OPCODE_HALT: in eliminate_find_live_channel()
6349 if (inst->opcode == BRW_OPCODE_HALT || in find_halt_control_flow_region_start()
Dbrw_eu_compact.c2579 case BRW_OPCODE_HALT: in brw_compact_instructions()
Dbrw_fs_nir.cpp3597 fs_inst *jump = bld.emit(BRW_OPCODE_HALT); in nir_emit_fs_intrinsic()
6561 bld.emit(BRW_OPCODE_HALT); in nir_emit_jump()
/third_party/mesa3d/docs/relnotes/
D21.0.0.rst1725 - intel/fs: Use BRW_OPCODE_HALT for discards