Home
last modified time | relevance | path

Searched refs:BRW_OPCODE_SEND (Results 1 – 11 of 11) sorted by relevance

/third_party/mesa3d/src/intel/compiler/
Dbrw_eu_emit.c113 (brw_inst_opcode(p->isa, inst) == BRW_OPCODE_SEND || in brw_set_dest()
221 (brw_inst_opcode(p->isa, inst) == BRW_OPCODE_SEND || in brw_set_src0()
235 (brw_inst_opcode(p->isa, inst) == BRW_OPCODE_SEND || in brw_set_src0()
355 (brw_inst_opcode(p->isa, inst) == BRW_OPCODE_SEND || in brw_set_src1()
459 assert(brw_inst_opcode(p->isa, inst) == BRW_OPCODE_SEND || in brw_set_desc_ex()
2057 brw_inst *insn = next_insn(p, BRW_OPCODE_SEND); in gfx4_math()
2209 brw_inst *insn = next_insn(p, BRW_OPCODE_SEND); in brw_oword_block_write_scratch()
2322 brw_inst *insn = next_insn(p, BRW_OPCODE_SEND); in brw_oword_block_read_scratch()
2351 brw_inst *insn = next_insn(p, BRW_OPCODE_SEND); in gfx7_block_read_scratch()
2425 brw_inst *insn = next_insn(p, BRW_OPCODE_SEND); in brw_oword_block_read()
[all …]
Dtest_eu_compact.cpp97 if (brw_inst_opcode(isa, inst) != BRW_OPCODE_SEND && in clear_pad_bits()
162 if (brw_inst_opcode(isa, src) != BRW_OPCODE_SEND && in skip_bit()
Dbrw_vec4_generator.cpp767 brw_inst *send = brw_next_insn(p, BRW_OPCODE_SEND); in generate_tcs_urb_write()
954 brw_inst *send = brw_next_insn(p, BRW_OPCODE_SEND); in generate_vec4_urb_read()
991 brw_inst *send = brw_next_insn(p, BRW_OPCODE_SEND); in generate_tcs_release_input()
1169 brw_inst *send = brw_next_insn(p, BRW_OPCODE_SEND); in generate_scratch_read()
1245 brw_inst *send = brw_next_insn(p, BRW_OPCODE_SEND); in generate_scratch_write()
1307 brw_inst *send = brw_next_insn(p, BRW_OPCODE_SEND); in generate_pull_constant_load()
1358 brw_inst *insn = brw_next_insn(p, BRW_OPCODE_SEND); in generate_pull_constant_load_gfx7()
1927 brw_memory_fence(p, dst, src[0], BRW_OPCODE_SEND, in generate_code()
Dbrw_eu_defines.h227 BRW_OPCODE_SEND, enumerator
1246 (opcode == BRW_OPCODE_SEND || in tgl_swsb_decode()
Dbrw_eu.c667 { BRW_OPCODE_SEND, 49, "send", 1, 1, GFX_LT(GFX12) },
669 { BRW_OPCODE_SEND, 49, "send", 2, 1, GFX_GE(GFX12) },
Dbrw_fs_generator.cpp792 insn = brw_next_insn(p, BRW_OPCODE_SEND); in generate_cs_terminate()
1548 brw_inst *send = brw_next_insn(p, BRW_OPCODE_SEND); in generate_uniform_pull_constant_load_gfx7()
1632 brw_inst *send = brw_next_insn(p, BRW_OPCODE_SEND); in generate_varying_pull_constant_load_gfx4()
2305 BRW_OPCODE_SENDC : BRW_OPCODE_SEND; in generate_code()
Dbrw_eu_validate.c96 case BRW_OPCODE_SEND: in inst_is_send()
236 brw_inst_opcode(isa, inst) == BRW_OPCODE_SEND) { in num_sources_from_inst()
Dbrw_disasm.c86 return opcode == BRW_OPCODE_SEND || in is_send()
1962 if (opcode == BRW_OPCODE_SEND && devinfo->ver < 6) in brw_disassemble_inst()
Dbrw_eu_compact.c1446 brw_inst_opcode(isa, src) == BRW_OPCODE_SEND) && in has_unmapped_bits()
/third_party/mesa3d/src/intel/common/
Dintel_disasm.c35 return (opcode == BRW_OPCODE_SEND || in is_send()
/third_party/mesa3d/src/intel/tools/
Di965_lex.l122 send { yylval.integer = BRW_OPCODE_SEND; return SEND; }