Home
last modified time | relevance | path

Searched refs:DRM_IOCTL_I915_GEM_CREATE (Results 1 – 11 of 11) sorted by relevance

/third_party/mesa3d/src/intel/tools/
Dintel_sanitize_gpu.c213 int ret = libc_ioctl(fd, DRM_IOCTL_I915_GEM_CREATE, create); in create_with_padding()
404 case DRM_IOCTL_I915_GEM_CREATE: in ioctl()
Dintel_dump_gpu.c650 case DRM_IOCTL_I915_GEM_CREATE: { in ioctl()
/third_party/mesa3d/src/intel/vulkan/
Danv_gem.c48 int ret = intel_ioctl(device->fd, DRM_IOCTL_I915_GEM_CREATE, &gem_create); in anv_gem_create()
/third_party/mesa3d/src/intel/common/tests/
Dmi_builder_test.cpp231 ASSERT_EQ(drmIoctl(fd, DRM_IOCTL_I915_GEM_CREATE, in SetUp()
259 ASSERT_EQ(drmIoctl(fd, DRM_IOCTL_I915_GEM_CREATE, in SetUp()
/third_party/mesa3d/src/intel/dev/
Dintel_device_info.c1719 if (intel_ioctl(fd, DRM_IOCTL_I915_GEM_CREATE, &gem_create)) { in has_bit6_swizzle()
1773 if (intel_ioctl(fd, DRM_IOCTL_I915_GEM_CREATE, &gem_create)) { in has_get_tiling()
/third_party/libdrm/include/drm/
Di915_drm.h377 #define DRM_IOCTL_I915_GEM_CREATE DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_CREATE, struct drm_i915_… macro
/third_party/mesa3d/src/broadcom/simulator/
Dv3d_simulator.c550 ret = drmIoctl(fd, DRM_IOCTL_I915_GEM_CREATE, &create); in v3d_simulator_create_bo_ioctl()
/third_party/mesa3d/include/drm-uapi/
Di915_drm.h504 #define DRM_IOCTL_I915_GEM_CREATE DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_CREATE, struct drm_i915_… macro
/third_party/mesa3d/src/gallium/drivers/crocus/
Dcrocus_bufmgr.c357 if (intel_ioctl(bufmgr->fd, DRM_IOCTL_I915_GEM_CREATE, &create) != 0) { in alloc_fresh_bo()
/third_party/mesa3d/src/gallium/drivers/iris/
Diris_bufmgr.c1020 if (intel_ioctl(bufmgr->fd, DRM_IOCTL_I915_GEM_CREATE, &create) != 0) { in alloc_fresh_bo()
/third_party/libdrm/intel/
Dintel_bufmgr_gem.c766 DRM_IOCTL_I915_GEM_CREATE, in drm_intel_gem_bo_alloc_internal()