Home
last modified time | relevance | path

Searched refs:Dst (Results 1 – 25 of 293) sorted by relevance

12345678910>>...12

/third_party/node/deps/v8/src/base/
Dsafe_conversions.h40 template <typename Dst, typename Src>
43 static constexpr Dst Do(Src) { in Do()
45 return CheckOnFailure::template HandleFailure<Dst>(); in Do()
53 template <typename Dst, typename Src, typename Enable = void>
63 template <typename Dst, typename Src>
65 Dst, Src,
67 std::is_integral<Dst>::value && std::is_integral<Src>::value &&
68 std::is_signed<Dst>::value && std::is_signed<Src>::value &&
69 !IsTypeInRangeForNumericType<Dst, Src>::value>::type> {
75 return value == static_cast<Dst>(value);
[all …]
Dsafe_conversions_impl.h152 template <typename Dst, typename Src,
153 IntegerRepresentation DstSign = std::is_signed<Dst>::value
163 template <typename Dst, typename Src, IntegerRepresentation Sign>
164 struct StaticDstRangeRelationToSrcRange<Dst, Src, Sign, Sign> {
166 MaxExponent<Dst>::value >= MaxExponent<Src>::value
173 template <typename Dst, typename Src>
174 struct StaticDstRangeRelationToSrcRange<Dst,
179 MaxExponent<Dst>::value > MaxExponent<Src>::value
185 template <typename Dst, typename Src>
186 struct StaticDstRangeRelationToSrcRange<Dst,
[all …]
Dsafe_conversions_arm_impl.h26 template <typename Dst, typename Src>
29 std::is_signed<Src>::value && std::is_integral<Dst>::value &&
32 IntegerBitsPlusSign<Dst>::value <= IntegerBitsPlusSign<int32_t>::value &&
33 !IsTypeInRangeForNumericType<Dst, Src>::value;
35 __attribute__((always_inline)) static Dst Do(Src value) { in Do()
37 typename std::conditional<std::is_signed<Dst>::value, int32_t, in Do()
39 if (std::is_signed<Dst>::value) { in Do()
42 : [src] "r"(src), [shift] "n"(IntegerBitsPlusSign<Dst>::value <= 32 in Do()
43 ? IntegerBitsPlusSign<Dst>::value in Do()
48 : [src] "r"(src), [shift] "n"(IntegerBitsPlusSign<Dst>::value < 32 in Do()
[all …]
/third_party/skia/third_party/externals/angle2/src/common/third_party/base/anglebase/numerics/
Dsafe_conversions.h35 template <typename Dst, typename Src>
39 static constexpr Dst Do(Src) in Do()
42 return CheckOnFailure::template HandleFailure<Dst>(); in Do()
50 template <typename Dst, typename Src, typename Enable = void>
62 template <typename Dst, typename Src>
64 Dst,
66 typename std::enable_if<std::is_integral<Dst>::value && std::is_integral<Src>::value &&
67 std::is_signed<Dst>::value && std::is_signed<Src>::value &&
68 !IsTypeInRangeForNumericType<Dst, Src>::value>::type>
76 return value == static_cast<Dst>(value);
[all …]
Dsafe_conversions_impl.h163 typename Dst,
165 IntegerRepresentation DstSign = std::is_signed<Dst>::value ? INTEGER_REPRESENTATION_SIGNED
173 template <typename Dst, typename Src, IntegerRepresentation Sign>
174 struct StaticDstRangeRelationToSrcRange<Dst, Src, Sign, Sign>
177 MaxExponent<Dst>::value >= MaxExponent<Src>::value ? NUMERIC_RANGE_CONTAINED
183 template <typename Dst, typename Src>
184 struct StaticDstRangeRelationToSrcRange<Dst,
190 MaxExponent<Dst>::value > MaxExponent<Src>::value ? NUMERIC_RANGE_CONTAINED
195 template <typename Dst, typename Src>
196 struct StaticDstRangeRelationToSrcRange<Dst,
[all …]
Dsafe_conversions_arm_impl.h22 template <typename Dst, typename Src>
26 std::is_signed<Src>::value && std::is_integral<Dst>::value &&
29 IntegerBitsPlusSign<Dst>::value <= IntegerBitsPlusSign<int32_t>::value &&
30 !IsTypeInRangeForNumericType<Dst, Src>::value;
32 __attribute__((always_inline)) static Dst Do(Src value) in Do()
35 typename std::conditional<std::is_signed<Dst>::value, int32_t, uint32_t>::type result; in Do()
36 if (std::is_signed<Dst>::value) in Do()
40 : [src] "r"(src), [shift] "n"(IntegerBitsPlusSign<Dst>::value <= 32 in Do()
41 ? IntegerBitsPlusSign<Dst>::value in Do()
48 : [src] "r"(src), [shift] "n"(IntegerBitsPlusSign<Dst>::value < 32 in Do()
[all …]
Dchecked_math.h60 template <typename Dst = T>
63 return state_.is_valid() && IsValueInRangeForNumericType<Dst>(state_.value()); in IsValid()
69 template <typename Dst>
76 AssignIfValid(Dst *result) const in AssignIfValid()
78 return BASE_NUMERICS_LIKELY(IsValid<Dst>()) in AssignIfValid()
79 ? ((*result = static_cast<Dst>(state_.value())), true) in AssignIfValid()
91 template <typename Dst = T, class CheckHandler = CheckOnFailure>
92 constexpr StrictNumeric<Dst> ValueOrDie() const in ValueOrDie()
94 return BASE_NUMERICS_LIKELY(IsValid<Dst>()) ? static_cast<Dst>(state_.value()) in ValueOrDie()
95 : CheckHandler::template HandleFailure<Dst>(); in ValueOrDie()
[all …]
/third_party/gn/src/base/numerics/
Dsafe_conversions.h22 template <typename Dst, typename Src>
25 static constexpr Dst Do(Src) { in Do()
27 return CheckOnFailure::template HandleFailure<Dst>(); in Do()
35 template <typename Dst, typename Src, typename Enable = void>
45 template <typename Dst, typename Src>
47 Dst,
50 std::is_integral<Dst>::value && std::is_integral<Src>::value &&
51 std::is_signed<Dst>::value && std::is_signed<Src>::value &&
52 !IsTypeInRangeForNumericType<Dst, Src>::value>::type> {
58 return value == static_cast<Dst>(value);
[all …]
Dsafe_conversions_impl.h147 template <typename Dst,
149 IntegerRepresentation DstSign = std::is_signed<Dst>::value
159 template <typename Dst, typename Src, IntegerRepresentation Sign>
160 struct StaticDstRangeRelationToSrcRange<Dst, Src, Sign, Sign> {
162 MaxExponent<Dst>::value >= MaxExponent<Src>::value
169 template <typename Dst, typename Src>
170 struct StaticDstRangeRelationToSrcRange<Dst,
175 MaxExponent<Dst>::value > MaxExponent<Src>::value
181 template <typename Dst, typename Src>
182 struct StaticDstRangeRelationToSrcRange<Dst,
[all …]
Dchecked_math.h54 template <typename Dst = T>
57 IsValueInRangeForNumericType<Dst>(state_.value()); in IsValid()
63 template <typename Dst>
70 AssignIfValid(Dst* result) const { in AssignIfValid()
71 return BASE_NUMERICS_LIKELY(IsValid<Dst>()) in AssignIfValid()
72 ? ((*result = static_cast<Dst>(state_.value())), true) in AssignIfValid()
84 template <typename Dst = T, class CheckHandler = CheckOnFailure>
85 constexpr StrictNumeric<Dst> ValueOrDie() const { in ValueOrDie()
86 return BASE_NUMERICS_LIKELY(IsValid<Dst>()) in ValueOrDie()
87 ? static_cast<Dst>(state_.value()) in ValueOrDie()
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/subzero/unittest/AssemblerX8664/
DXmmArith.cpp17 #define TestArithSSXmmXmm(FloatSize, Src, Value0, Dst, Value1, Inst, Op) \ in TEST_F() argument
22 "(" #FloatSize ", " #Src ", " #Value0 ", " #Dst ", " #Value1 \ in TEST_F()
31 __ movss(IceType_f##FloatSize, Encoded_Xmm_##Dst(), dwordAddress(T0)); \ in TEST_F()
33 __ Inst(IceType_f##FloatSize, Encoded_Xmm_##Dst(), Encoded_Xmm_##Src()); \ in TEST_F()
46 ASSERT_DOUBLE_EQ(V0 Op V1, test.Dst<Type>()) << TestString; \ in TEST_F()
50 #define TestArithSSXmmAddr(FloatSize, Value0, Dst, Value1, Inst, Op) \ in TEST_F() argument
55 "(" #FloatSize ", Addr, " #Value0 ", " #Dst ", " #Value1 ", " #Inst \ in TEST_F()
64 __ movss(IceType_f##FloatSize, Encoded_Xmm_##Dst(), dwordAddress(T0)); \ in TEST_F()
65 __ Inst(IceType_f##FloatSize, Encoded_Xmm_##Dst(), dwordAddress(T1)); \ in TEST_F()
78 ASSERT_DOUBLE_EQ(V0 Op V1, test.Dst<Type>()) << TestString; \ in TEST_F()
[all …]
DControlFlow.cpp39 #define TestImpl(Dst, Src0, Src1) \ in TEST_F() argument
41 TestJ(o, Near, Dst, Src0, 0x80000000ul, Src1, 0x1ul); \ in TEST_F()
42 TestJ(o, Far, Dst, Src0, 0x80000000ul, Src1, 0x1ul); \ in TEST_F()
43 TestJ(no, Near, Dst, Src0, 0x1ul, Src1, 0x1ul); \ in TEST_F()
44 TestJ(no, Far, Dst, Src0, 0x1ul, Src1, 0x1ul); \ in TEST_F()
45 TestJ(b, Near, Dst, Src0, 0x1ul, Src1, 0x80000000ul); \ in TEST_F()
46 TestJ(b, Far, Dst, Src0, 0x1ul, Src1, 0x80000000ul); \ in TEST_F()
47 TestJ(ae, Near, Dst, Src0, 0x80000000ul, Src1, 0x1ul); \ in TEST_F()
48 TestJ(ae, Far, Dst, Src0, 0x80000000ul, Src1, 0x1ul); \ in TEST_F()
49 TestJ(e, Near, Dst, Src0, 0x80000000ul, Src1, 0x80000000ul); \ in TEST_F()
[all …]
DDataMov.cpp156 #define TestRegReg(Dst, Src, Suffix, Size) \ in TEST_F() argument
159 "(" #Dst ", " #Src ", " #Suffix ", " #Size ")"; \ in TEST_F()
166 __ mov(IceType_i64, Encoded_GPR_##Dst(), dwordAddress(T1)); \ in TEST_F()
167 __ mov(IceType_i##Size, Encoded_GPR_##Dst(), Encoded_GPR_##Src()); \ in TEST_F()
174 ASSERT_EQ((Marker & ~MaskResult##Size) | Value, test.Dst()) << TestString; \ in TEST_F()
175 ASSERT_EQ(Value, test.Dst##Suffix()) << TestString; \ in TEST_F()
179 #define TestImpl(Dst, Src) \ in TEST_F() argument
181 TestRegReg(Dst, Src, l, 8); \ in TEST_F()
182 TestRegReg(Dst, Src, w, 16); \ in TEST_F()
183 TestRegReg(Dst, Src, d, 32); \ in TEST_F()
[all …]
DGPRArith.cpp112 #define TestLeaBaseDisp(Base, BaseValue, Disp, Dst) \ in TEST_F() argument
115 "(" #Base ", " #BaseValue ", " #Dst ")"; \ in TEST_F()
120 __ lea(IceType_i32, Encoded_GPR_##Dst(), \ in TEST_F()
124 ASSERT_EQ(test.Base##d() + (Disp), test.Dst##d()) \ in TEST_F()
327 #define TestLeaAbsolute(Dst, Value) \ in TEST_F() argument
329 static constexpr char TestString[] = "(" #Dst ", " #Value ")"; \ in TEST_F()
330 __ lea(IceType_i32, GPRRegister::Encoded_Reg_##Dst, \ in TEST_F()
336 /*mod*/ 0x00 | /*reg*/ (GPRRegister::Encoded_Reg_##Dst << 3) | \ in TEST_F()
362 #define TestImplRegReg(Dst, Value0, Src, Value1, Size) \ in TEST_F() argument
366 "(" #Dst ", " #Value0 ", " #Src ", " #Value1 ", " #Size ")"; \ in TEST_F()
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/subzero/unittest/AssemblerX8632/
DXmmArith.cpp17 #define TestArithSSXmmXmm(FloatSize, Src, Value0, Dst, Value1, Inst, Op) \ in TEST_F() argument
22 "(" #FloatSize ", " #Src ", " #Value0 ", " #Dst ", " #Value1 \ in TEST_F()
31 __ movss(IceType_f##FloatSize, XmmRegister::Encoded_Reg_##Dst, \ in TEST_F()
35 __ Inst(IceType_f##FloatSize, XmmRegister::Encoded_Reg_##Dst, \ in TEST_F()
49 ASSERT_DOUBLE_EQ(V0 Op V1, test.Dst<Type>()) << TestString; \ in TEST_F()
53 #define TestArithSSXmmAddr(FloatSize, Value0, Dst, Value1, Inst, Op) \ in TEST_F() argument
58 "(" #FloatSize ", Addr, " #Value0 ", " #Dst ", " #Value1 ", " #Inst \ in TEST_F()
67 __ movss(IceType_f##FloatSize, XmmRegister::Encoded_Reg_##Dst, \ in TEST_F()
69 __ Inst(IceType_f##FloatSize, XmmRegister::Encoded_Reg_##Dst, \ in TEST_F()
83 ASSERT_DOUBLE_EQ(V0 Op V1, test.Dst<Type>()) << TestString; \ in TEST_F()
[all …]
DDataMov.cpp177 #define TestMovzx8bitWithRegDest(Src, Dst, Imm) \ in TEST_F() argument
181 __ movzx(IceType_i8, GPRRegister::Encoded_Reg_##Dst, \ in TEST_F()
185 ASSERT_EQ(Imm, test.Dst()) << "(" #Src ", " #Dst ", " #Imm ")"; \ in TEST_F()
189 #define TestMovzx16bitWithRegDest(Src, Dst, Imm) \ in TEST_F() argument
193 __ movzx(IceType_i16, GPRRegister::Encoded_Reg_##Dst, \ in TEST_F()
197 ASSERT_EQ(Imm, test.Dst()) << "(" #Src ", " #Dst ", " #Imm ")"; \ in TEST_F()
201 #define TestMovzx8bitWithAddrSrc(Dst, Imm) \ in TEST_F() argument
206 __ movzx(IceType_i8, GPRRegister::Encoded_Reg_##Dst, dwordAddress(T0)); \ in TEST_F()
210 ASSERT_EQ(Imm, test.Dst()) << "(Addr, " #Dst ", " #Imm ")"; \ in TEST_F()
214 #define TestMovzx16bitWithAddrSrc(Dst, Imm) \ in TEST_F() argument
[all …]
DGPRArith.cpp124 #define TestLeaBaseDisp(Base, BaseValue, Disp, Dst) \ in TEST_F() argument
127 "(" #Base ", " #BaseValue ", " #Dst ")"; \ in TEST_F()
133 __ lea(IceType_i32, GPRRegister::Encoded_Reg_##Dst, \ in TEST_F()
138 ASSERT_EQ(test.Base() + (Disp), test.Dst()) \ in TEST_F()
294 #define TestLeaAbsolute(Dst, Value) \ in TEST_F() argument
296 static constexpr char TestString[] = "(" #Dst ", " #Value ")"; \ in TEST_F()
297 __ lea(IceType_i32, GPRRegister::Encoded_Reg_##Dst, \ in TEST_F()
303 /*mod=*/0x00 | /*reg*/ (GPRRegister::Encoded_Reg_##Dst << 3) | \ in TEST_F()
326 #define TestImplRegReg(Dst, Value0, Src, Value1, Size) \ in TEST_F() argument
330 "(" #Dst ", " #Value0 ", " #Src ", " #Value1 ", " #Size ")"; \ in TEST_F()
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/GlobalISel/
DMachineIRBuilder.h226 void validateTruncExt(const LLT &Dst, const LLT &Src, bool IsExtend);
529 MachineInstrBuilder buildPtrToInt(const DstOp &Dst, const SrcOp &Src) { in buildPtrToInt() argument
530 return buildInstr(TargetOpcode::G_PTRTOINT, {Dst}, {Src}); in buildPtrToInt()
534 MachineInstrBuilder buildIntToPtr(const DstOp &Dst, const SrcOp &Src) { in buildIntToPtr() argument
535 return buildInstr(TargetOpcode::G_INTTOPTR, {Dst}, {Src}); in buildIntToPtr()
539 MachineInstrBuilder buildBitcast(const DstOp &Dst, const SrcOp &Src) { in buildBitcast() argument
540 return buildInstr(TargetOpcode::G_BITCAST, {Dst}, {Src}); in buildBitcast()
544 MachineInstrBuilder buildAddrSpaceCast(const DstOp &Dst, const SrcOp &Src) { in buildAddrSpaceCast() argument
545 return buildInstr(TargetOpcode::G_ADDRSPACE_CAST, {Dst}, {Src}); in buildAddrSpaceCast()
614 MachineInstrBuilder buildCast(const DstOp &Dst, const SrcOp &Src);
[all …]
/third_party/mesa3d/src/gallium/drivers/i915/
Di915_fpc_optimize.c243 copy_dst_reg(&o->Dst[0].Register, &i->Dst[0].Register); in copy_instruction()
314 dst_reg = &current->FullInstruction.Dst[0]; in liveness_analysis()
407 &current->FullInstruction.Dst[0]) && in i915_fpc_optimize_mov_before_tex()
409 unused_from(ctx, &current->FullInstruction.Dst[0], index)) { in i915_fpc_optimize_mov_before_tex()
438 same_dst_reg(&next->FullInstruction.Dst[0], in i915_fpc_optimize_mov_after_mov()
439 &current->FullInstruction.Dst[0]) && in i915_fpc_optimize_mov_after_mov()
443 &current->FullInstruction.Dst[0])) { in i915_fpc_optimize_mov_after_mov()
445 dst_reg1 = &current->FullInstruction.Dst[0]; in i915_fpc_optimize_mov_after_mov()
447 dst_reg2 = &next->FullInstruction.Dst[0]; in i915_fpc_optimize_mov_after_mov()
495 same_dst_reg(&next->FullInstruction.Dst[0], in i915_fpc_optimize_mov_after_alu()
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/
DHexagonSubtarget.cpp319 void HexagonSubtarget::adjustSchedDependency(SUnit *Src, SUnit *Dst, in adjustSchedDependency() argument
322 MachineInstr *DstInst = Dst->getInstr(); in adjustSchedDependency()
323 if (!Src->isInstr() || !Dst->isInstr()) in adjustSchedDependency()
332 isBestZeroLatency(Src, Dst, QII, ExclSrc, ExclDst)) { in adjustSchedDependency()
346 if ((DstInst->isRegSequence() || DstInst->isCopy()) && Dst->NumSuccs == 1) { in adjustSchedDependency()
348 MachineInstr *DDst = Dst->Succs[0].getSUnit()->getInstr(); in adjustSchedDependency()
367 isBestZeroLatency(Src, Dst, QII, ExclSrc, ExclDst)) { in adjustSchedDependency()
418 void HexagonSubtarget::restoreLatency(SUnit *Src, SUnit *Dst) const { in restoreLatency()
421 if (!I.isAssignedRegDep() || I.getSUnit() != Dst) in restoreLatency()
431 MachineInstr *DstI = Dst->getInstr(); in restoreLatency()
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/
DMachineBranchProbabilityInfo.cpp52 MachineBasicBlock::const_succ_iterator Dst) const { in getEdgeProbability()
53 return Src->getSuccProbability(Dst); in getEdgeProbability()
57 const MachineBasicBlock *Src, const MachineBasicBlock *Dst) const { in getEdgeProbability()
60 return getEdgeProbability(Src, find(Src->successors(), Dst)); in getEdgeProbability()
64 const MachineBasicBlock *Src, const MachineBasicBlock *Dst) const { in isEdgeHot()
66 return getEdgeProbability(Src, Dst) > HotProb; in isEdgeHot()
91 const MachineBasicBlock *Dst) const { in printEdgeProbability()
93 const BranchProbability Prob = getEdgeProbability(Src, Dst); in printEdgeProbability()
94 OS << "edge " << printMBBReference(*Src) << " -> " << printMBBReference(*Dst) in printEdgeProbability()
96 << (isEdgeHot(Src, Dst) ? " [HOT edge]\n" : "\n"); in printEdgeProbability()
/third_party/mesa3d/src/gallium/drivers/virgl/
Dvirgl_tgsi.c238 inst.Dst[0].Register.File = TGSI_FILE_TEMPORARY, in virgl_tgsi_transform_prolog()
239 inst.Dst[0].Register.Index = vtctx->input_temp[INPUT_TEMP_BLOCK_ID].temp; in virgl_tgsi_transform_prolog()
240 inst.Dst[0].Register.WriteMask = TGSI_WRITEMASK_XYZ; in virgl_tgsi_transform_prolog()
286 if (inst->Dst[i].Register.File == TGSI_FILE_TEMPORARY) { in virgl_tgsi_transform_instruction()
287 uint32_t index = inst->Dst[i].Register.Index / 8; in virgl_tgsi_transform_instruction()
288 uint32_t bits = inst->Dst[i].Register.WriteMask << (inst->Dst[i].Register.Index % 8); in virgl_tgsi_transform_instruction()
308 uint32_t bits = read_mask << (inst->Dst[i].Register.Index % 8); in virgl_tgsi_transform_instruction()
342 if (inst->Dst[i].Register.File == TGSI_FILE_OUTPUT) { in virgl_tgsi_transform_instruction()
344 if (inst->Dst[i].Register.Index == vtctx->writemask_fixup_outs[j]) { in virgl_tgsi_transform_instruction()
345 inst->Dst[i].Register.File = TGSI_FILE_TEMPORARY; in virgl_tgsi_transform_instruction()
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Analysis/
DDependenceGraphBuilder.cpp162 auto createEdgeOfKind = [this](NodeType &Src, NodeType &Dst, in createPiBlocks()
166 createDefUseEdge(Src, Dst); in createPiBlocks()
169 createMemoryEdge(Src, Dst); in createPiBlocks()
172 createRootedEdge(Src, Dst); in createPiBlocks()
179 auto reconnectEdges = [&](NodeType *Src, NodeType *Dst, NodeType *New, in createPiBlocks()
181 if (!Src->hasEdgeTo(*Dst)) in createPiBlocks()
186 << ":\nSrc:" << *Src << "\nDst:" << *Dst in createPiBlocks()
192 Src->findEdgesTo(*Dst, EL); in createPiBlocks()
200 createEdgeOfKind(*New, *Dst, Kind); in createPiBlocks()
309 auto createConfusedEdges = [&](NodeType &Src, NodeType &Dst) { in createMemoryDependencyEdges() argument
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/Mips/
DMipsGenDAGISel.inc75 // Dst: (SDC1_D64_MMR6 f64:{ *:[f64] }:$v, addrRegImm:{ *:[i32] }:$a)
83 // Dst: (SDC164 f64:{ *:[f64] }:$v, addrRegImm:{ *:[iPTR] }:$a)
91 // Dst: (SDC1 f64:{ *:[f64] }:$v, addrRegImm:{ *:[iPTR] }:$a)
99 // Dst: (SDC1_MM f64:{ *:[f64] }:$v, addrRegImm:{ *:[i32] }:$a)
115 … // Dst: (SDXC1 AFGR64Opnd:{ *:[f64] }:$fs, iPTR:{ *:[iPTR] }:$base, iPTR:{ *:[iPTR] }:$index)
122 … // Dst: (SDXC164 FGR64Opnd:{ *:[f64] }:$fs, iPTR:{ *:[iPTR] }:$base, iPTR:{ *:[iPTR] }:$index)
138 // Dst: (SWC1 f32:{ *:[f32] }:$v, addrRegImm:{ *:[iPTR] }:$a)
146 // Dst: (SWC1_MM f32:{ *:[f32] }:$v, addrRegImm:{ *:[i32] }:$a)
162 … // Dst: (SWXC1 FGR32Opnd:{ *:[f32] }:$fs, iPTR:{ *:[iPTR] }:$base, iPTR:{ *:[iPTR] }:$index)
169 … // Dst: (SWXC1_MM FGR32Opnd:{ *:[f32] }:$fs, iPTR:{ *:[iPTR] }:$base, iPTR:{ *:[iPTR] }:$index)
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/Analysis/
DDependenceAnalysis.h79 Dst(Destination), in Dependence()
112 Instruction *getDst() const { return Dst; } in getDst()
201 Instruction *Src, *Dst;
216 FullDependence(Instruction *Src, Instruction *Dst, bool LoopIndependent,
288 Instruction *Dst,
346 const SCEV *Dst; member
509 const Instruction *Dst);
551 bool checkDstSubscript(const SCEV *Dst,
591 const SCEV *Dst,
601 const SCEV *Dst,
[all …]

12345678910>>...12