Home
last modified time | relevance | path

Searched refs:FPRoundOdd (Results 1 – 6 of 6) sorted by relevance

/third_party/vixl/src/
Dutils-vixl.h1227 FPRoundOdd
1255 VIXL_ASSERT((round_mode == FPTieEven) || (round_mode == FPRoundOdd));
1334 VIXL_ASSERT(round_mode == FPRoundOdd);
1367 VIXL_ASSERT(round_mode == FPRoundOdd);
1411 VIXL_ASSERT(round_mode == FPRoundOdd);
Dutils-vixl.cc340 VIXL_ASSERT((round_mode == FPTieEven) || (round_mode == FPRoundOdd)); in FPToFloat()
/third_party/node/deps/v8/src/codegen/arm64/
Dinstructions-arm64.h76 FPRoundOdd enumerator
/third_party/node/deps/v8/src/execution/arm64/
Dsimulator-arm64.h58 DCHECK((round_mode == FPTieEven) || (round_mode == FPRoundOdd)); in FPRound()
137 DCHECK_EQ(round_mode, FPRoundOdd); in FPRound()
170 DCHECK_EQ(round_mode, FPRoundOdd); in FPRound()
210 DCHECK_EQ(round_mode, FPRoundOdd); in FPRound()
Dsimulator-logic-arm64.cc294 DCHECK((round_mode == FPTieEven) || (round_mode == FPRoundOdd)); in FPToFloat()
3864 dst.SetFloat(i, FPToFloat(src.Float<double>(i), FPRoundOdd)); in fcvtxn()
3874 dst.SetFloat(i + lane_count, FPToFloat(src.Float<double>(i), FPRoundOdd)); in fcvtxn2()
/third_party/vixl/src/aarch64/
Dlogic-aarch64.cc6049 dst.SetFloat(i, FPToFloat(srctmp.Float<double>(i), FPRoundOdd, ReadDN())); in fcvtxn()
6062 FPToFloat(src.Float<double>(i), FPRoundOdd, ReadDN())); in fcvtxn2()