| /third_party/vixl/examples/aarch64/ |
| D | add4-double.cc | 47 __ Fadd(d0, d0, d1); in GenerateAdd4Double() local
48 __ Fadd(d2, d2, d3); in GenerateAdd4Double() local
49 __ Fadd(d0, d0, d2); in GenerateAdd4Double() local
|
| D | add3-double.cc | 40 __ Fadd(d0, d0, d1); // d0 <- x + y in GenerateAdd3Double() local
41 __ Fadd(d0, d0, d2); // d0 <- d0 + z in GenerateAdd3Double() local
|
| D | custom-disassembler.cc | 139 __ Fadd(d30, d16, d17); in GenerateCustomDisassemblerTestCode() local
|
| /third_party/skia/third_party/externals/swiftshader/third_party/subzero/crosstest/ |
| D | test_arith.def | 44 X(Fadd, +, ) \
55 // instruction and "(a + b)" for the Fadd instruction. The two
|
| /third_party/vixl/test/aarch64/ |
| D | test-assembler-fp-aarch64.cc | 451 __ Fadd(s0, s17, s18); in TEST() local
452 __ Fadd(s1, s18, s19); in TEST() local
453 __ Fadd(s2, s14, s18); in TEST() local
454 __ Fadd(s3, s15, s18); in TEST() local
455 __ Fadd(s4, s16, s18); in TEST() local
456 __ Fadd(s5, s15, s16); in TEST() local
457 __ Fadd(s6, s16, s15); in TEST() local
459 __ Fadd(d7, d30, d31); in TEST() local
460 __ Fadd(d8, d29, d31); in TEST() local
461 __ Fadd(d9, d26, d31); in TEST() local
[all …]
|
| D | test-utils-aarch64.cc | 859 __ Fadd(z31.WithLaneSize(esize), p4.Merging(), z31.WithLaneSize(esize), 1); in SetFpData() local
|
| D | test-assembler-sve-aarch64.cc | 12146 ArithFn fn = &MacroAssembler::Fadd; in TEST_SVE()
14807 masm->Fadd(dst, src, ztmp); in FPSegmentPatternHelper()
15000 masm->Fadd(z2.WithLaneSize(ls), in BasicFPArithHelper()
15160 __ Fadd(z2.VnH(), p0m, z2.VnH(), 0.5); in TEST_SVE() local
15179 __ Fadd(z12.VnS(), p0m, z12.VnS(), 0.5); in TEST_SVE() local
15198 __ Fadd(z22.VnD(), p0m, z22.VnD(), 0.5); in TEST_SVE() local
15219 __ Fadd(z1.VnS(), p1.Merging(), z1.VnS(), 1.0); in TEST_SVE() local
17108 ArithFn arith_unpredicated_macro[] = {&MacroAssembler::Fadd, in ProcessNaNsHelper()
17816 __ Fadd(zt_fp_1, zt_fp_1, fp_one); in TestFpCompareHelper() local
17820 __ Fadd(zt_fp_2, zt_fp_2, fp_one); in TestFpCompareHelper() local
[all …]
|
| D | test-simulator-aarch64.cc | 5057 __ Fadd(temp, temp, input_1.D()); in GenerateSum() local
5058 __ Fadd(result, temp, input_3); in GenerateSum() local
|
| D | test-disasm-neon-aarch64.cc | 1808 COMPARE_MACRO(Fadd(v12.V8H(), v13.V8H(), v14.V8H()), in TEST()
1810 COMPARE_MACRO(Fadd(v15.V4H(), v16.V4H(), v17.V4H()), in TEST()
1944 COMPARE_MACRO(Fadd(v0.M, v1.M, v2.M), "fadd v0." S ", v1." S ", v2." S); in TEST()
|
| D | test-assembler-neon-aarch64.cc | 3690 __ Fadd(v8.V4H(), v1.V4H(), v0.V4H()); in TEST() local
3691 __ Fadd(v9.V8H(), v3.V8H(), v2.V8H()); in TEST() local
3692 __ Fadd(v10.V4H(), v4.V4H(), v3.V4H()); in TEST() local
3694 __ Fadd(v11.V4H(), v6.V4H(), v1.V4H()); in TEST() local
3695 __ Fadd(v12.V4H(), v7.V4H(), v7.V4H()); in TEST() local
|
| /third_party/skia/third_party/externals/swiftshader/third_party/subzero/src/ |
| D | IceInst.def | 37 X(Fadd, "fadd", 1) \
|
| D | IceConverter.cpp | 297 return convertArithInstruction(Instr, Ice::InstArithmetic::Fadd); in convertInstruction()
|
| D | IceTargetLoweringARM32.cpp | 2721 case InstArithmetic::Fadd: in lowerInt64Arithmetic()
2918 case InstArithmetic::Fadd: in lowerArithmetic()
2975 case InstArithmetic::Fadd: { in lowerArithmetic()
3323 case InstArithmetic::Fadd: in lowerArithmetic()
6661 case InstArithmetic::Fadd: in isValidConsumer()
|
| D | WasmTranslator.cpp | 412 Control()->appendInst(InstArithmetic::create(Func, InstArithmetic::Fadd, in Binop()
|
| D | IceTargetLoweringX8632.cpp | 1865 case InstArithmetic::Fadd: in lowerArithmetic()
2001 case InstArithmetic::Fadd: { in lowerArithmetic()
2319 case InstArithmetic::Fadd: in lowerArithmetic()
|
| D | PNaClTranslator.cpp | 1764 Op = Ice::InstArithmetic::Fadd; in convertBinopOpcode()
|
| /third_party/mesa3d/src/panfrost/bifrost/valhall/test/ |
| D | test-packing.cpp | 67 TEST_F(ValhallPacking, Fadd) { in TEST_F() argument
|
| /third_party/vixl/benchmarks/aarch64/ |
| D | bench-utils.cc | 366 __ Fadd(PickV(size), PickV(size), PickV(size)); in GenerateFPSequence() local
|
| /third_party/node/deps/v8/src/wasm/baseline/arm64/ |
| D | liftoff-assembler-arm64.h | 1121 FP32_BINOP(f32_add, Fadd) in I32_BINOP_I()
1134 FP64_BINOP(f64_add, Fadd) in I32_BINOP_I()
1840 Fadd(dst.fp().V2D(), lhs.fp().V2D(), rhs.fp().V2D()); in emit_f64x2_add()
1981 Fadd(dst.fp().V4S(), lhs.fp().V4S(), rhs.fp().V4S()); in emit_f32x4_add()
|
| /third_party/node/deps/v8/src/compiler/backend/arm64/ |
| D | code-generator-arm64.cc | 1604 __ Fadd(i.OutputFloat32Register(), i.InputFloat32Register(0), in AssembleArchInstruction() local
1648 __ Fadd(i.OutputDoubleRegister(), i.InputDoubleRegister(0), in AssembleArchInstruction() local
2165 SIMD_BINOP_LANE_SIZE_CASE(kArm64FAdd, Fadd); in AssembleArchInstruction()
|
| /third_party/node/deps/v8/src/codegen/arm64/ |
| D | macro-assembler-arm64-inl.h | 521 void TurboAssembler::Fadd(const VRegister& fd, const VRegister& fn, in Fadd() function
|
| D | macro-assembler-arm64.h | 1065 inline void Fadd(const VRegister& fd, const VRegister& fn,
|
| /third_party/vixl/src/aarch64/ |
| D | macro-assembler-sve-aarch64.cc | 703 void MacroAssembler::Fadd(const ZRegister& zd,
|
| D | macro-assembler-aarch64.h | 1480 void Fadd(const VRegister& vd, const VRegister& vn, const VRegister& vm) { in Fadd() function
4290 void Fadd(const ZRegister& zd, in Fadd() function
4298 void Fadd(const ZRegister& zd,
4303 void Fadd(const ZRegister& zd, const ZRegister& zn, const ZRegister& zm) { in Fadd() function
|
| /third_party/skia/third_party/externals/swiftshader/src/Reactor/ |
| D | SubzeroReactor.cpp | 1204 case Ice::InstArithmetic::Fadd: in isCommutative()
1262 return createArithmetic(Ice::InstArithmetic::Fadd, lhs, rhs); in createFAdd()
|