Home
last modified time | relevance | path

Searched refs:IMM (Results 1 – 25 of 91) sorted by relevance

1234

/third_party/libbpf/include/linux/
Dfilter.h8 #define BPF_RAW_INSN(CODE, DST, SRC, OFF, IMM) \ argument
14 .imm = IMM })
16 #define BPF_ALU32_IMM(OP, DST, IMM) \ argument
22 .imm = IMM })
24 #define BPF_ALU64_IMM(OP, DST, IMM) \ argument
30 .imm = IMM })
32 #define BPF_MOV64_IMM(DST, IMM) \ argument
38 .imm = IMM })
72 #define BPF_ST_MEM(SIZE, DST, OFF, IMM) \ argument
78 .imm = IMM })
[all …]
/third_party/mesa3d/src/gallium/tests/graw/vertex-shader/
Dvert-arl.txt11 IMM FLT32 { 3.0, 1.0, 1.0, 1.0 }
12 IMM FLT32 { 1.0, 0.0, 0.0, 1.0 }
13 IMM FLT32 { 0.0, 1.0, 0.0, 1.0 }
14 IMM FLT32 { 0.0, 0.0, 1.0, 1.0 }
15 IMM FLT32 { 1.0, 1.0, 0.0, 1.0 }
16 IMM FLT32 { 0.0, 1.0, 1.0, 1.0 }
19 MUL TEMP[0], IN[0], IMM[0]
21 MOV OUT[1], IMM[ADDR[0].x + 3]
Dvert-flr.txt11 IMM FLT32 { 3.0, 1.0, 1.0, 1.0 }
12 IMM FLT32 { 1.0, 0.0, 0.0, 1.0 }
13 IMM FLT32 { 0.0, 1.0, 0.0, 1.0 }
14 IMM FLT32 { 0.0, 0.0, 1.0, 1.0 }
15 IMM FLT32 { 1.0, 1.0, 0.0, 1.0 }
16 IMM FLT32 { 0.0, 1.0, 1.0, 1.0 }
19 MUL TEMP[0], IN[0], IMM[0]
21 MOV OUT[1], IMM[ADDR[0].x + 3]
Dvert-arr.txt11 IMM FLT32 { 3.0, 1.0, 1.0, 1.0 }
12 IMM FLT32 { 1.0, 0.0, 0.0, 1.0 }
13 IMM FLT32 { 0.0, 1.0, 0.0, 1.0 }
14 IMM FLT32 { 0.0, 0.0, 1.0, 1.0 }
15 IMM FLT32 { 1.0, 1.0, 0.0, 1.0 }
16 IMM FLT32 { 0.0, 1.0, 1.0, 1.0 }
19 MUL TEMP[0], IN[0], IMM[0]
21 MOV OUT[1], IMM[ADDR[0].x + 3]
Dvert-mad.txt8 IMM FLT32 { 0.5, 1.0, 1.0, 1.0 }
9 IMM FLT32 { 0.5, 0.0, 0.0, 0.0 }
11 MAD OUT[0], IN[0], IMM[0], IMM[1]
Dvert-rcp.txt10 IMM[0] FLT32 { 1.0, 0.0, 0.0, 0.0 }
11 IMM[1] FLT32 { 1.5, 0.0, 0.0, 0.0 }
13 ADD TEMP[0], IN[0], IMM[0]
15 SUB OUT[0], TEMP[0], IMM[1]
Dvert-rsq.txt10 IMM FLT32 { 1.0, 0.0, 0.0, 0.0 }
11 IMM FLT32 { 1.5, 0.0, 0.0, 0.0 }
13 ADD TEMP[0], IN[0], IMM[0]
15 SUB OUT[0], TEMP[0], IMM[1]
Dvert-lg2.txt10 IMM FLT32 { 1.0, 0.0, 0.0, 0.0 }
11 IMM FLT32 { 0.5, 0.0, 0.0, 0.0 }
13 ADD TEMP[0], IN[0], IMM[0]
15 ADD OUT[0], TEMP[0], IMM[1]
Dvert-imul_hi.txt8 IMM[0] INT32 {-2147483648, 2, 0, -1}
10 IMUL_HI TEMP[0], IMM[0].xzzx, IMM[0].yzzy
11 UMUL TEMP[0], TEMP[0], IMM[0].wwww
Dvert-umul_hi.txt7 IMM[0] INT32 {4, 1073741824, 0, 1}
9 UMUL_HI TEMP[0], IMM[0].xzzx, IMM[0].yzzy
/third_party/mesa3d/src/gallium/tests/python/tests/regress/fragment-shader/
Dfrag-cmp.sh6 IMM FLT32 { 1, 0, 0, 1 }
7 IMM FLT32 { 0, 1, 1, 0 }
8 IMM FLT32 { 1, 0,-1, 0 }
10 CMP OUT[0], IMM[2], IMM[0], IMM[1]
/third_party/mesa3d/src/gallium/tests/graw/fragment-shader/
Dfrag-kil.txt8 IMM FLT32 { 0.6, 0.6, 0.6, 0.0 }
9 IMM FLT32 { 0.01, 0.0, 0.0, 0.0 }
10 IMM FLT32 { 1.0, 0.0, 0.0, 0.0 }
12 SLT TEMP[0], IN[0], IMM[0]
14 MOV OUT[0].w, IMM[2].xxxx
15 SUB TEMP[0], TEMP[0], IMM[1].xxxy
Dfrag-ucmp.txt5 IMM[0] FLT32 { 10.0000, 1.0000, 0.0000, 0.0000}
6 IMM[1] UINT32 {1, 0, 0, 0}
7 0: MUL TEMP[0].x, IN[0].xxxx, IMM[0].xxxx
9 2: AND TEMP[0].x, TEMP[0].xxxx, IMM[1].xxxx
10 3: UCMP OUT[0], TEMP[0].xxxx, IMM[0].yzzz, IMM[0].yyyz
Dfrag-mad.txt6 IMM FLT32 { 0.5, 0.4, 0.6, 1.0 }
7 IMM FLT32 { 0.5, 0.4, 0.6, 0.0 }
9 MAD OUT[0], IN[0], IMM[0], IMM[1]
Dfrag-flr.txt8 IMM FLT32 { 2.5, 4.0, 2.0, 1.0 }
9 IMM FLT32 { 0.4, 0.25, 0.5, 1.0 }
11 MUL TEMP[0], IN[0], IMM[0]
13 MUL OUT[0], TEMP[0], IMM[1]
Dfrag-srcmod-absneg.txt8 IMM FLT32 { -0.2, -0.3, -0.4, 0.0 }
9 IMM FLT32 { -1.0, -1.0, -1.0, -1.0 }
11 ADD TEMP[0], IN[0], IMM[0]
13 MUL OUT[0], TEMP[0], IMM[1]
Dfrag-rcp.txt8 IMM FLT32 { 1.0, 0.0, 0.0, 0.0 }
9 IMM FLT32 { 1.5, 0.0, 0.0, 0.0 }
11 ADD TEMP[0], IN[0], IMM[0]
13 SUB OUT[0], TEMP[0], IMM[1]
Dfrag-rsq.txt8 IMM FLT32 { 1.0, 0.0, 0.0, 0.0 }
9 IMM FLT32 { 1.5, 0.0, 0.0, 0.0 }
11 ADD TEMP[0], IN[0], IMM[0]
13 SUB OUT[0], TEMP[0], IMM[1]
Dfrag-lg2.txt8 IMM FLT32 { 1.0, 0.0, 0.0, 0.0 }
9 IMM FLT32 { 0.5, 0.0, 0.0, 0.0 }
11 ADD TEMP[0], IN[0], IMM[0]
13 ADD OUT[0], TEMP[0], IMM[1]
Dfrag-tempx.txt8 IMM FLT32 { -0.5, -0.4, -0.6, 0.0 }
10 ADD TEMPX[0][0], IN[0], IMM[0]
11 ADD TEMPX[0][1], IN[0], IMM[0]
/third_party/ltp/include/lapi/
Dbpf.h463 #define BPF_ALU64_IMM(OP, DST, IMM) \ argument
469 .imm = IMM })
471 #define BPF_ALU32_IMM(OP, DST, IMM) \ argument
477 .imm = IMM })
495 #define BPF_LD_IMM64(DST, IMM) \ argument
496 BPF_LD_IMM64_RAW(DST, 0, IMM)
498 #define BPF_LD_IMM64_RAW(DST, SRC, IMM) \ argument
504 .imm = (uint32_t) (IMM) }), \
510 .imm = ((uint64_t) (IMM)) >> 32 })
516 #define BPF_ST_MEM(SIZE, DST, OFF, IMM) \ argument
[all …]
/third_party/pcre2/pcre2/src/sljit/
DsljitNativeMIPS_64.c38 return push_inst(compiler, ORI | SA(0) | TA(dst_ar) | IMM(imm), dst_ar); in load_immediate()
41 return push_inst(compiler, ADDIU | SA(0) | TA(dst_ar) | IMM(imm), dst_ar); in load_immediate()
44 FAIL_IF(push_inst(compiler, LUI | TA(dst_ar) | IMM(imm >> 16), dst_ar)); in load_immediate()
45 …return (imm & 0xffff) ? push_inst(compiler, ORI | SA(dst_ar) | TA(dst_ar) | IMM(imm), dst_ar) : SL… in load_immediate()
79 FAIL_IF(push_inst(compiler, LUI | TA(dst_ar) | IMM(uimm >> 48), dst_ar)); in load_immediate()
81 FAIL_IF(push_inst(compiler, ORI | SA(dst_ar) | TA(dst_ar) | IMM(uimm >> 32), dst_ar)); in load_immediate()
89 …return !(imm & 0xffff) ? SLJIT_SUCCESS : push_inst(compiler, ORI | SA(dst_ar) | TA(dst_ar) | IMM(i… in load_immediate()
114 FAIL_IF(push_inst(compiler, ORI | SA(dst_ar) | TA(dst_ar) | IMM(uimm >> 48), dst_ar)); in load_immediate()
118 …return !(imm & 0xffff) ? SLJIT_SUCCESS : push_inst(compiler, ORI | SA(dst_ar) | TA(dst_ar) | IMM(i… in load_immediate()
123 FAIL_IF(push_inst(compiler, LUI | T(dst) | IMM(init_value >> 48), DR(dst))); in emit_const()
[all …]
DsljitNativeMIPS_32.c32 return push_inst(compiler, ORI | SA(0) | TA(dst_ar) | IMM(imm), dst_ar); in load_immediate()
35 return push_inst(compiler, ADDIU | SA(0) | TA(dst_ar) | IMM(imm), dst_ar); in load_immediate()
37 FAIL_IF(push_inst(compiler, LUI | TA(dst_ar) | IMM(imm >> 16), dst_ar)); in load_immediate()
38 …return (imm & 0xffff) ? push_inst(compiler, ORI | SA(dst_ar) | TA(dst_ar) | IMM(imm), dst_ar) : SL… in load_immediate()
43 FAIL_IF(push_inst(compiler, LUI | T(dst) | IMM(init_value >> 16), DR(dst))); in emit_const()
44 return push_inst(compiler, ORI | S(dst) | T(dst) | IMM(init_value), DR(dst)); in emit_const()
127 FAIL_IF(push_inst(compiler, ADDIU | S(SLJIT_SP) | T(SLJIT_SP) | IMM(-16), DR(SLJIT_SP))); in call_with_args()
152 ins = SDC1 | S(SLJIT_SP) | FT(float_arg_count) | IMM(*offsets_ptr); in call_with_args()
162 ins = SWC1 | S(SLJIT_SP) | FT(float_arg_count) | IMM(*offsets_ptr); in call_with_args()
170 ins = SW | S(SLJIT_SP) | T(word_arg_count) | IMM(*offsets_ptr); in call_with_args()
[all …]
DsljitNativeMIPS_common.c122 #define IMM(imm) ((sljit_ins)(imm) & 0xffff) macro
544 inst[0] = LUI | T(reg) | IMM(addr >> 16); in load_addr_to_reg()
548 inst[0] = LUI | T(reg) | IMM(addr >> 16); in load_addr_to_reg()
552 inst[0] = LUI | T(reg) | IMM(addr >> 32); in load_addr_to_reg()
553 inst[1] = ORI | S(reg) | T(reg) | IMM((addr >> 16) & 0xffff); in load_addr_to_reg()
558 inst[0] = LUI | T(reg) | IMM(addr >> 48); in load_addr_to_reg()
559 inst[1] = ORI | S(reg) | T(reg) | IMM((addr >> 32) & 0xffff); in load_addr_to_reg()
561 inst[3] = ORI | S(reg) | T(reg) | IMM((addr >> 16) & 0xffff); in load_addr_to_reg()
567 inst[1] = ORI | S(reg) | T(reg) | IMM(addr & 0xffff); in load_addr_to_reg()
853 …FAIL_IF(push_inst(compiler, ADDIU_W | S(SLJIT_SP) | T(SLJIT_SP) | IMM(-local_size), DR(SLJIT_SP))); in sljit_emit_enter()
[all …]
DsljitNativePPC_64.c50 return push_inst(compiler, ADDI | D(reg) | A(0) | IMM(imm)); in load_immediate()
53 return push_inst(compiler, ORI | S(TMP_ZERO) | A(reg) | IMM(imm)); in load_immediate()
56 FAIL_IF(push_inst(compiler, ADDIS | D(reg) | A(0) | IMM(imm >> 16))); in load_immediate()
57 return (imm & 0xffff) ? push_inst(compiler, ORI | S(reg) | A(reg) | IMM(imm)) : SLJIT_SUCCESS; in load_immediate()
75 FAIL_IF(push_inst(compiler, ORI | S(reg) | A(reg) | IMM(tmp >> 32))); in load_immediate()
91 FAIL_IF(push_inst(compiler, ADDI | D(reg) | A(0) | IMM(tmp >> 48))); in load_immediate()
94 return (imm & 0xffff) ? push_inst(compiler, ORI | S(reg) | A(reg) | IMM(tmp2)) : SLJIT_SUCCESS; in load_immediate()
111 FAIL_IF(push_inst(compiler, ORI | S(reg) | A(reg) | IMM(imm >> 32))); in load_immediate()
113 FAIL_IF(push_inst(compiler, ORIS | S(reg) | A(reg) | IMM(imm >> 16))); in load_immediate()
114 return push_inst(compiler, ORI | S(reg) | A(reg) | IMM(imm)); in load_immediate()
[all …]

1234