Searched refs:IsQ (Results 1 – 10 of 10) sorted by relevance
/third_party/node/deps/v8/src/codegen/arm64/ |
D | assembler-arm64.cc | 1472 V(saddl2, NEON_SADDL2, vn.IsVector() && vn.IsQ()) \ 1474 V(sabal2, NEON_SABAL2, vn.IsVector() && vn.IsQ()) \ 1476 V(uabal2, NEON_UABAL2, vn.IsVector() && vn.IsQ()) \ 1478 V(sabdl2, NEON_SABDL2, vn.IsVector() && vn.IsQ()) \ 1480 V(uabdl2, NEON_UABDL2, vn.IsVector() && vn.IsQ()) \ 1482 V(smlal2, NEON_SMLAL2, vn.IsVector() && vn.IsQ()) \ 1484 V(umlal2, NEON_UMLAL2, vn.IsVector() && vn.IsQ()) \ 1486 V(smlsl2, NEON_SMLSL2, vn.IsVector() && vn.IsQ()) \ 1488 V(umlsl2, NEON_UMLSL2, vn.IsVector() && vn.IsQ()) \ 1490 V(smull2, NEON_SMULL2, vn.IsVector() && vn.IsQ()) \ [all …]
|
D | assembler-arm64-inl.h | 781 DCHECK(rt.IsQ()); 803 DCHECK(rt.IsQ()); 830 DCHECK(rt.IsQ());
|
D | register-arm64.h | 171 bool IsQ() const { return IsV() && Is128Bits(); } in IsQ() function
|
D | macro-assembler-arm64.cc | 1530 DCHECK(lhs.IsQ()); in Swap()
|
/third_party/vixl/src/aarch64/ |
D | assembler-aarch64.cc | 322 Emit(op | (vd.IsQ() ? NEON_Q : 0) | Rm(vm) | Rn(vn) | Rd(vd)); in NEONTable() 2429 V(saddl2, NEON_SADDL2, vn.IsVector() && vn.IsQ()) \ 2431 V(sabal2, NEON_SABAL2, vn.IsVector() && vn.IsQ()) \ 2433 V(uabal2, NEON_UABAL2, vn.IsVector() && vn.IsQ()) \ 2435 V(sabdl2, NEON_SABDL2, vn.IsVector() && vn.IsQ()) \ 2437 V(uabdl2, NEON_UABDL2, vn.IsVector() && vn.IsQ()) \ 2439 V(smlal2, NEON_SMLAL2, vn.IsVector() && vn.IsQ()) \ 2441 V(umlal2, NEON_UMLAL2, vn.IsVector() && vn.IsQ()) \ 2443 V(smlsl2, NEON_SMLSL2, vn.IsVector() && vn.IsQ()) \ 2445 V(umlsl2, NEON_UMLSL2, vn.IsVector() && vn.IsQ()) \ [all …]
|
D | registers-aarch64.h | 350 bool IsQ() const { return IsVRegister() && Is128Bits(); } in IsQ() function 359 bool Is1Q() const { return IsQ() && IsScalar(); } in Is1Q() 363 bool Is16B() const { return IsQ() && IsLaneSizeB(); } in Is16B() 366 bool Is8H() const { return IsQ() && IsLaneSizeH(); } in Is8H() 368 bool Is4S() const { return IsQ() && IsLaneSizeS(); } in Is4S() 369 bool Is2D() const { return IsQ() && IsLaneSizeD(); } in Is2D()
|
D | operands-aarch64.cc | 431 if (reg.IsQ()) { in GenericOperand()
|
D | macro-assembler-aarch64.h | 2049 VIXL_ASSERT(vt.IsQ()); in Ldr()
|
/third_party/vixl/src/aarch32/ |
D | instructions-aarch32.h | 117 bool IsQ() const { return GetType() == kQRegister; } in IsQ() function 118 bool IsVRegister() const { return IsS() || IsD() || IsQ(); } in IsVRegister()
|
/third_party/astc-encoder/Test/Images/HDRIHaven/HDR-RGB/ |
D | hdr-rgb-arboretum.hdr | 505 …^�ing]i~wggo�ajj��pQat�^gOfOyChhWtJ�qhXD|fLbemk[h��g����ϩ���������DŽ��p�Ҙ�]IsQ��U���̔������g�r}y�W…
|