Home
last modified time | relevance | path

Searched refs:NoRegLog (Results 1 – 5 of 5) sorted by relevance

/third_party/vixl/src/aarch64/
Dsimulator-aarch64.cc4105 WriteXRegister(dst, MemRead<uint64_t>(addr_ptr), NoRegLog); in Simulator()
4133 WriteWRegister(srcdst, MemRead<uint8_t>(address), NoRegLog); in Simulator()
4137 WriteWRegister(srcdst, MemRead<uint16_t>(address), NoRegLog); in Simulator()
4141 WriteWRegister(srcdst, MemRead<uint32_t>(address), NoRegLog); in Simulator()
4145 WriteXRegister(srcdst, MemRead<uint64_t>(address), NoRegLog); in Simulator()
4149 WriteWRegister(srcdst, MemRead<int8_t>(address), NoRegLog); in Simulator()
4153 WriteWRegister(srcdst, MemRead<int16_t>(address), NoRegLog); in Simulator()
4157 WriteXRegister(srcdst, MemRead<int8_t>(address), NoRegLog); in Simulator()
4161 WriteXRegister(srcdst, MemRead<int16_t>(address), NoRegLog); in Simulator()
4165 WriteXRegister(srcdst, MemRead<int32_t>(address), NoRegLog); in Simulator()
[all …]
Dsimulator-aarch64.h1361 enum RegLogMode { LogRegWrites, NoRegLog };
/third_party/node/deps/v8/src/execution/arm64/
Dsimulator-arm64.h937 enum RegLogMode { LogRegWrites, NoRegLog }; enumerator
Dsimulator-arm64.cc2224 set_qreg(rt, MemoryRead<qreg_t>(address), NoRegLog); in LoadStorePairHelper()
2225 set_qreg(rt2, MemoryRead<qreg_t>(address2), NoRegLog); in LoadStorePairHelper()
/third_party/vixl/test/aarch64/
Dtest-trace-aarch64.cc3002 simulator.WriteRegister(i, initial_base_u64 * i, Simulator::NoRegLog); in TraceTestHelper()