| /third_party/mesa3d/src/nouveau/codegen/ |
| D | nv50_ir_target_gm107.cpp | 246 case OP_ABS: in getLatency()
283 case OP_ABS: in getReadLatency()
|
| D | nv50_ir_target_nvc0.cpp | 111 { OP_ABS, 0x0, 0x0, 0x0, 0x0, 0x1, 0x0 },
488 case OP_ABS: in isModSupported()
662 case OP_ABS: in getThroughput()
|
| D | nv50_ir_target_nv50.cpp | 91 { OP_ABS, 0x0, 0x0, 0x0, 0x0, 0x0, 0x1, 0x1, 0x0 },
473 case OP_ABS: in isModSupported()
|
| D | nv50_ir_lowering_helper.cpp | 33 case OP_ABS: in visit()
|
| D | nv50_ir_lowering_nv50.cpp | 98 bld->mkOp1(OP_ABS, mul->sType, s[0], mul->getSrc(0)); in expandIntegerMUL()
99 bld->mkOp1(OP_ABS, mul->sType, s[1], mul->getSrc(1)); in expandIntegerMUL()
530 bld.mkOp1(OP_ABS, ty, a, div->getSrc(0)); in handleDIV()
531 bld.mkOp1(OP_ABS, ty, b, div->getSrc(1)); in handleDIV()
788 src[c] = bld.mkOp1v(OP_ABS, TYPE_F32, bld.getSSA(), i->getSrc(c)); in handleTEX()
1029 src[c] = bld.mkOp1v(OP_ABS, TYPE_F32, bld.getSSA(), crd[c]); in handleTXD()
1172 bld.mkOp1(OP_ABS, TYPE_S32, i->getDef(0), i->getDef(0)); in handleSET()
|
| D | nv50_ir_peephole.cpp | 542 case NV50_IR_MOD_ABS: return OP_ABS; in getOp()
883 case OP_ABS: res.data.f32 = fabsf(imm.reg.data.f32); break; in unary()
1311 Value *abs = bld.mkOp1v(OP_ABS, TYPE_S32, bld.getSSA(), i->getSrc(0)); in opnd()
1545 case OP_ABS: in opnd()
1754 (mi->op != OP_ABS && in visit()
1765 if ((i->op == OP_ABS) || i->src(s).mod.abs()) { in visit()
2107 if (!insn || insn->op != OP_ABS || insn->sType != TYPE_S32 || in handleCVT_NEG()
2379 case OP_ABS: in visit()
|
| D | nv50_ir_lowering_gm107.cpp | 175 src[c] = bld.mkOp1v(OP_ABS, TYPE_F32, bld.getSSA(), crd[c]); in handleManualTXD()
|
| D | nv50_ir_emit_nv50.cpp | 1532 case OP_ABS: code[1] |= 1 << 20; break; in emitCVT()
1543 assert(i->op != OP_ABS || !i->src(0).mod.neg()); in emitCVT()
2025 case OP_ABS: in emitInstruction()
|
| D | nv50_ir_emit_gm107.cpp | 824 emitField(0x31, 1, (insn->op == OP_ABS) || insn->src(0).mod.abs()); in emitF2F()
866 emitField(0x31, 1, (insn->op == OP_ABS) || insn->src(0).mod.abs()); in emitF2I()
908 emitField(0x31, 1, (insn->op == OP_ABS) || insn->src(0).mod.abs()); in emitI2F()
941 emitField(0x31, 1, (insn->op == OP_ABS) || insn->src(0).mod.abs()); in emitI2I()
3480 case OP_ABS: in emitInstruction()
|
| D | nv50_ir_target_gv100.cpp | 208 case OP_ABS: in getOpInfo()
|
| D | nv50_ir_emit_nvc0.cpp | 1095 const bool abs = (i->op == OP_ABS) || i->src(0).mod.abs(); in emitCVT()
1123 if (neg && i->op != OP_ABS) in emitCVT()
2790 case OP_ABS: in emitInstruction()
|
| D | nv50_ir.h | 64 OP_ABS, enumerator
|
| D | nv50_ir_lowering_nvc0.cpp | 794 case OP_ABS: in replaceCvt()
873 if (i->op == OP_SAT || i->op == OP_NEG || i->op == OP_ABS) in visit()
945 src[c] = bld.mkOp1v(OP_ABS, TYPE_F32, bld.getSSA(), i->getSrc(c)); in handleTEX()
1252 src[c] = bld.mkOp1v(OP_ABS, TYPE_F32, bld.getSSA(), crd[c]); in handleManualTXD()
|
| D | nv50_ir_emit_gk110.cpp | 1069 case OP_ABS: abs = true; neg = false; break; in emitCVT()
2620 case OP_ABS: in emitInstruction()
|
| D | nv50_ir.cpp | 33 case OP_ABS: bits = NV50_IR_MOD_ABS; break; in Modifier()
|
| D | nv50_ir_from_tgsi.cpp | 1864 val = mkOp1v(OP_ABS, ty, getScratch(), val); in applySrcMod()
3264 mkOp1(OP_ABS, TYPE_F32, val0, src0); in handleInstruction()
3321 src0 = mkOp1v(OP_ABS, TYPE_F32, getSSA(), fetchSrc(0, 0)); in handleInstruction()
|
| D | nv50_ir_emit_gv100.cpp | 1754 case OP_ABS: in emitInstruction()
|
| D | nv50_ir_from_nir.cpp | 380 return OP_ABS; in getOperation()
|