Home
last modified time | relevance | path

Searched refs:OUT_PKT4 (Results 1 – 24 of 24) sorted by relevance

/third_party/mesa3d/src/gallium/drivers/freedreno/a5xx/
Dfd5_emit.c335 OUT_PKT4(ring, REG_A5XX_TPL1_TP_BORDER_COLOR_BASE_ADDR_LO, 2); in emit_border_color()
493 OUT_PKT4(ring, REG_A5XX_VFD_FETCH(j), 4); in fd5_emit_vertex_bufs()
498 OUT_PKT4(ring, REG_A5XX_VFD_DECODE(j), 2); in fd5_emit_vertex_bufs()
510 OUT_PKT4(ring, REG_A5XX_VFD_DEST_CNTL(j), 1); in fd5_emit_vertex_bufs()
519 OUT_PKT4(ring, REG_A5XX_VFD_CONTROL_0, 1); in fd5_emit_vertex_bufs()
542 OUT_PKT4(ring, REG_A5XX_RB_RENDER_COMPONENTS, 1); in fd5_emit_state()
560 OUT_PKT4(ring, REG_A5XX_RB_ALPHA_CONTROL, 1); in fd5_emit_state()
563 OUT_PKT4(ring, REG_A5XX_RB_STENCIL_CONTROL, 1); in fd5_emit_state()
580 OUT_PKT4(ring, REG_A5XX_GRAS_LRZ_CNTL, 1); in fd5_emit_state()
589 OUT_PKT4(ring, REG_A5XX_RB_STENCILREFMASK, 2); in fd5_emit_state()
[all …]
Dfd5_gmem.c98 OUT_PKT4(ring, REG_A5XX_RB_MRT_BUF_INFO(i), 5); in emit_mrt()
116 OUT_PKT4(ring, REG_A5XX_SP_FS_MRT_REG(i), 1); in emit_mrt()
125 OUT_PKT4(ring, REG_A5XX_RB_MRT_FLAG_BUFFER(i), 4); in emit_mrt()
152 OUT_PKT4(ring, REG_A5XX_RB_DEPTH_BUFFER_INFO, 5); in emit_zs()
165 OUT_PKT4(ring, REG_A5XX_GRAS_SU_DEPTH_BUFFER_INFO, 1); in emit_zs()
168 OUT_PKT4(ring, REG_A5XX_RB_DEPTH_FLAG_BUFFER_BASE_LO, 3); in emit_zs()
174 OUT_PKT4(ring, REG_A5XX_GRAS_LRZ_BUFFER_BASE_LO, 3); in emit_zs()
178 OUT_PKT4(ring, REG_A5XX_GRAS_LRZ_FAST_CLEAR_BUFFER_BASE_LO, 2); in emit_zs()
181 OUT_PKT4(ring, REG_A5XX_GRAS_LRZ_BUFFER_BASE_LO, 3); in emit_zs()
186 OUT_PKT4(ring, REG_A5XX_GRAS_LRZ_FAST_CLEAR_BUFFER_BASE_LO, 2); in emit_zs()
[all …]
Dfd5_draw.c54 OUT_PKT4(ring, REG_A5XX_VFD_INDEX_OFFSET, 2); in draw_impl()
59 OUT_PKT4(ring, REG_A5XX_PC_RESTART_INDEX, 1); in draw_impl()
175 OUT_PKT4(ring, REG_A5XX_RB_CCU_CNTL, 1); in fd5_clear_lrz()
178 OUT_PKT4(ring, REG_A5XX_HLSQ_UPDATE_CNTL, 1); in fd5_clear_lrz()
181 OUT_PKT4(ring, REG_A5XX_GRAS_SU_CNTL, 1); in fd5_clear_lrz()
187 OUT_PKT4(ring, REG_A5XX_GRAS_CNTL, 1); in fd5_clear_lrz()
190 OUT_PKT4(ring, REG_A5XX_GRAS_CL_CNTL, 1); in fd5_clear_lrz()
193 OUT_PKT4(ring, REG_A5XX_GRAS_LRZ_CNTL, 1); in fd5_clear_lrz()
196 OUT_PKT4(ring, REG_A5XX_RB_MRT_BUF_INFO(0), 5); in fd5_clear_lrz()
204 OUT_PKT4(ring, REG_A5XX_RB_RENDER_CNTL, 1); in fd5_clear_lrz()
[all …]
Dfd5_compute.c49 OUT_PKT4(ring, REG_A5XX_SP_SP_CNTL, 1); in cs_program_emit()
52 OUT_PKT4(ring, REG_A5XX_HLSQ_CONTROL_0_REG, 1); in cs_program_emit()
57 OUT_PKT4(ring, REG_A5XX_SP_CS_CTRL_REG0, 1); in cs_program_emit()
66 OUT_PKT4(ring, REG_A5XX_HLSQ_CS_CONFIG, 1); in cs_program_emit()
71 OUT_PKT4(ring, REG_A5XX_HLSQ_CS_CNTL, 1); in cs_program_emit()
75 OUT_PKT4(ring, REG_A5XX_SP_CS_CONFIG, 1); in cs_program_emit()
82 OUT_PKT4(ring, REG_A5XX_HLSQ_CS_CONSTLEN, 2); in cs_program_emit()
86 OUT_PKT4(ring, REG_A5XX_SP_CS_OBJ_START_LO, 2); in cs_program_emit()
89 OUT_PKT4(ring, REG_A5XX_HLSQ_UPDATE_CNTL, 1); in cs_program_emit()
97 OUT_PKT4(ring, REG_A5XX_HLSQ_CS_CNTL_0, 2); in cs_program_emit()
[all …]
Dfd5_program.c298 OUT_PKT4(ring, REG_A5XX_HLSQ_VS_CONFIG, 5); in fd5_program_emit()
315 OUT_PKT4(ring, REG_A5XX_HLSQ_CS_CONFIG, 1); in fd5_program_emit()
318 OUT_PKT4(ring, REG_A5XX_HLSQ_VS_CNTL, 5); in fd5_program_emit()
335 OUT_PKT4(ring, REG_A5XX_SP_VS_CONFIG, 5); in fd5_program_emit()
352 OUT_PKT4(ring, REG_A5XX_SP_CS_CONFIG, 1); in fd5_program_emit()
355 OUT_PKT4(ring, REG_A5XX_HLSQ_VS_CONSTLEN, 2); in fd5_program_emit()
359 OUT_PKT4(ring, REG_A5XX_HLSQ_FS_CONSTLEN, 2); in fd5_program_emit()
363 OUT_PKT4(ring, REG_A5XX_HLSQ_HS_CONSTLEN, 2); in fd5_program_emit()
367 OUT_PKT4(ring, REG_A5XX_HLSQ_DS_CONSTLEN, 2); in fd5_program_emit()
371 OUT_PKT4(ring, REG_A5XX_HLSQ_GS_CONSTLEN, 2); in fd5_program_emit()
[all …]
Dfd5_blitter.c156 OUT_PKT4(ring, REG_A5XX_RB_RENDER_CNTL, 1); in emit_setup()
159 OUT_PKT4(ring, REG_A5XX_RB_2D_BLIT_CNTL, 1); in emit_setup()
162 OUT_PKT4(ring, REG_A5XX_GRAS_2D_BLIT_CNTL, 1); in emit_setup()
165 OUT_PKT4(ring, REG_A5XX_UNKNOWN_2184, 1); in emit_setup()
168 OUT_PKT4(ring, REG_A5XX_RB_CNTL, 1); in emit_setup()
171 OUT_PKT4(ring, REG_A5XX_RB_MODE_CNTL, 1); in emit_setup()
174 OUT_PKT4(ring, REG_A5XX_SP_MODE_CNTL, 1); in emit_setup()
177 OUT_PKT4(ring, REG_A5XX_TPL1_MODE_CNTL, 1); in emit_setup()
180 OUT_PKT4(ring, REG_A5XX_HLSQ_MODE_CNTL, 1); in emit_setup()
183 OUT_PKT4(ring, REG_A5XX_GRAS_CL_CNTL, 1); in emit_setup()
[all …]
Dfd5_emit.h115 OUT_PKT4(ring, REG_A5XX_UCHE_CACHE_INVALIDATE_MIN_LO, 5); in fd5_cache_flush()
176 OUT_PKT4(ring, REG_A5XX_RB_RENDER_CNTL, 1); in fd5_emit_render_cntl()
183 OUT_PKT4(ring, REG_A5XX_GRAS_SC_CNTL, 1); in fd5_emit_render_cntl()
195 OUT_PKT4(ring, REG_A5XX_GRAS_LRZ_CNTL, 1); in fd5_emit_lrz_flush()
200 OUT_PKT4(ring, REG_A5XX_GRAS_LRZ_CNTL, 1); in fd5_emit_lrz_flush()
Dfd5_query.c65 OUT_PKT4(ring, REG_A5XX_RB_SAMPLE_COUNT_CONTROL, 1); in occlusion_resume()
68 OUT_PKT4(ring, REG_A5XX_RB_SAMPLE_COUNT_ADDR_LO, 2); in occlusion_resume()
89 OUT_PKT4(ring, REG_A5XX_RB_SAMPLE_COUNT_CONTROL, 1); in occlusion_pause()
92 OUT_PKT4(ring, REG_A5XX_RB_SAMPLE_COUNT_ADDR_LO, 2); in occlusion_pause()
288 OUT_PKT4(ring, g->counters[counter_idx].select_reg, 1); in perfcntr_resume()
Dfd5_screen.h45 OUT_PKT4(ring, reg, 1); in emit_marker5()
/third_party/mesa3d/src/gallium/drivers/freedreno/a6xx/
Dfd6_program.c125 OUT_PKT4(ring, instrlen, 1); in fd6_emit_shader()
128 OUT_PKT4(ring, first_exec_offset, 7); in fd6_emit_shader()
142 OUT_PKT4(ring, hw_stack_offset, 1); in fd6_emit_shader()
302 OUT_PKT4(ring, REG_A6XX_HLSQ_VS_CNTL, 4); in setup_config_stateobj()
314 OUT_PKT4(ring, REG_A6XX_HLSQ_FS_CNTL, 1); in setup_config_stateobj()
318 OUT_PKT4(ring, REG_A6XX_SP_VS_CONFIG, 1); in setup_config_stateobj()
324 OUT_PKT4(ring, REG_A6XX_SP_HS_CONFIG, 1); in setup_config_stateobj()
331 OUT_PKT4(ring, REG_A6XX_SP_DS_CONFIG, 1); in setup_config_stateobj()
338 OUT_PKT4(ring, REG_A6XX_SP_GS_CONFIG, 1); in setup_config_stateobj()
345 OUT_PKT4(ring, REG_A6XX_SP_FS_CONFIG, 1); in setup_config_stateobj()
[all …]
Dfd6_compute.c53 OUT_PKT4(ring, REG_A6XX_HLSQ_CS_CNTL, 1); in cs_program_emit()
57 OUT_PKT4(ring, REG_A6XX_SP_CS_CONFIG, 2); in cs_program_emit()
64 OUT_PKT4(ring, REG_A6XX_SP_CS_CTRL_REG0, 1); in cs_program_emit()
73 OUT_PKT4(ring, REG_A6XX_SP_CS_UNKNOWN_A9B1, 1); in cs_program_emit()
78 OUT_PKT4(ring, REG_A6XX_HLSQ_CS_UNKNOWN_B9D0, 1); in cs_program_emit()
88 OUT_PKT4(ring, REG_A6XX_HLSQ_CS_CNTL_0, 2); in cs_program_emit()
97 OUT_PKT4(ring, REG_A6XX_SP_CS_CNTL_0, 2); in cs_program_emit()
106 OUT_PKT4(ring, REG_A6XX_SP_CS_OBJ_START, 2); in cs_program_emit()
156 OUT_PKT4(ring, REG_A6XX_HLSQ_CS_NDRANGE_0, 7); in fd6_launch_grid()
171 OUT_PKT4(ring, REG_A6XX_HLSQ_CS_KERNEL_GROUP_X, 3); in fd6_launch_grid()
Dfd6_gmem.c138 OUT_PKT4(ring, REG_A6XX_RB_MRT_FLAG_BUFFER(i), 3); in emit_mrt()
179 OUT_PKT4(ring, REG_A6XX_RB_DEPTH_FLAG_BUFFER_BASE, 3); in emit_zs()
190 OUT_PKT4(ring, REG_A6XX_GRAS_LRZ_BUFFER_BASE, 5); in emit_zs()
222 OUT_PKT4(ring, REG_A6XX_RB_DEPTH_BUFFER_INFO, 6); in emit_zs()
233 OUT_PKT4(ring, REG_A6XX_GRAS_LRZ_BUFFER_BASE, 5); in emit_zs()
386 OUT_PKT4(ring, REG_A6XX_RB_RENDER_CNTL, 1); in update_render_cntl()
448 OUT_PKT4(ring, REG_A6XX_VSC_PIPE_CONFIG_REG(0), 32); in update_vsc_pipe()
589 OUT_PKT4(ring, REG_A6XX_RB_SAMPLE_COUNT_CONTROL, 1); in emit_common_init()
592 OUT_PKT4(ring, REG_A6XX_RB_SAMPLE_COUNT_ADDR, 2); in emit_common_init()
608 OUT_PKT4(ring, REG_A6XX_RB_SAMPLE_COUNT_CONTROL, 1); in emit_common_fini()
[all …]
Dfd6_blitter.c247 OUT_PKT4(ring, REG_A6XX_RB_CCU_CNTL, 1); in emit_setup()
271 OUT_PKT4(ring, REG_A6XX_RB_2D_BLIT_CNTL, 1); in emit_blit_setup()
274 OUT_PKT4(ring, REG_A6XX_GRAS_2D_BLIT_CNTL, 1); in emit_blit_setup()
284 OUT_PKT4(ring, REG_A6XX_SP_2D_DST_FORMAT, 1); in emit_blit_setup()
293 OUT_PKT4(ring, REG_A6XX_RB_2D_UNKNOWN_8C01, 1); in emit_blit_setup()
366 OUT_PKT4(ring, REG_A6XX_SP_PS_2D_SRC_INFO, 10); in emit_blit_buffer()
385 OUT_PKT4(ring, REG_A6XX_RB_2D_DST_INFO, 9); in emit_blit_buffer()
400 OUT_PKT4(ring, REG_A6XX_GRAS_2D_SRC_TL_X, 4); in emit_blit_buffer()
406 OUT_PKT4(ring, REG_A6XX_GRAS_2D_DST_TL, 2); in emit_blit_buffer()
415 OUT_PKT4(ring, REG_A6XX_RB_UNKNOWN_8E04, 1); in emit_blit_buffer()
[all …]
Dfd6_draw.c283 OUT_PKT4(ring, REG_A6XX_VFD_INDEX_OFFSET, 1); in fd6_draw_vbo()
289 OUT_PKT4(ring, REG_A6XX_VFD_INSTANCE_START_OFFSET, 1); in fd6_draw_vbo()
297 OUT_PKT4(ring, REG_A6XX_PC_RESTART_INDEX, 1); in fd6_draw_vbo()
372 OUT_PKT4(ring, REG_A6XX_RB_2D_UNKNOWN_8C01, 1); in fd6_clear_lrz()
375 OUT_PKT4(ring, REG_A6XX_SP_PS_2D_SRC_INFO, 13); in fd6_clear_lrz()
390 OUT_PKT4(ring, REG_A6XX_SP_2D_DST_FORMAT, 1); in fd6_clear_lrz()
393 OUT_PKT4(ring, REG_A6XX_GRAS_2D_BLIT_CNTL, 1); in fd6_clear_lrz()
397 OUT_PKT4(ring, REG_A6XX_RB_2D_BLIT_CNTL, 1); in fd6_clear_lrz()
404 OUT_PKT4(ring, REG_A6XX_RB_2D_SRC_SOLID_C0, 4); in fd6_clear_lrz()
410 OUT_PKT4(ring, REG_A6XX_RB_2D_DST_INFO, 9); in fd6_clear_lrz()
[all …]
Dfd6_emit.c241 OUT_PKT4(ring, REG_A6XX_SP_TP_BORDER_COLOR_BASE_ADDR, 2); in emit_border_color()
356 OUT_PKT4(ring, tex_samp_reg, 2); in fd6_emit_textures()
456 OUT_PKT4(ring, tex_const_reg, 2); in fd6_emit_textures()
462 OUT_PKT4(ring, tex_count_reg, 1); in fd6_emit_textures()
571 OUT_PKT4(ring, REG_A6XX_VFD_FETCH(j), 4 * sz); in build_vbo_state()
779 OUT_PKT4(ring, REG_A6XX_RB_FS_OUTPUT_CNTL0, 2); in build_prog_fb_rast()
789 OUT_PKT4(ring, REG_A6XX_SP_FS_OUTPUT_CNTL1, 1); in build_prog_fb_rast()
853 OUT_PKT4(ring, REG_A6XX_SP_IBO, 2); in build_ibo()
859 OUT_PKT4(ring, REG_A6XX_SP_IBO_COUNT, 1); in build_ibo()
889 OUT_PKT4(ring, REG_A6XX_VPC_SO_BUFFER_BASE(i), 3); in fd6_emit_streamout()
[all …]
Dfd6_zsa.c206 OUT_PKT4(ring, REG_A6XX_RB_ALPHA_CONTROL, 1); in fd6_zsa_state_create()
212 OUT_PKT4(ring, REG_A6XX_RB_STENCIL_CONTROL, 1); in fd6_zsa_state_create()
215 OUT_PKT4(ring, REG_A6XX_RB_DEPTH_CNTL, 1); in fd6_zsa_state_create()
220 OUT_PKT4(ring, REG_A6XX_RB_STENCILMASK, 2); in fd6_zsa_state_create()
Dfd6_query.c65 OUT_PKT4(ring, REG_A6XX_RB_SAMPLE_COUNT_CONTROL, 1); in occlusion_resume()
68 OUT_PKT4(ring, REG_A6XX_RB_SAMPLE_COUNT_ADDR, 2); in occlusion_resume()
88 OUT_PKT4(ring, REG_A6XX_RB_SAMPLE_COUNT_CONTROL, 1); in occlusion_pause()
91 OUT_PKT4(ring, REG_A6XX_RB_SAMPLE_COUNT_ADDR, 2); in occlusion_pause()
405 OUT_PKT4(ring, REG_A6XX_VPC_SO_STREAM_COUNTS, 2); in primitives_emitted_resume()
419 OUT_PKT4(ring, REG_A6XX_VPC_SO_STREAM_COUNTS, 2); in primitives_emitted_pause()
493 OUT_PKT4(ring, g->counters[counter_idx].select_reg, 1); in perfcntr_resume()
Dfd6_context.h132 OUT_PKT4(ring, reg, 1); in emit_marker6()
Dfd6_emit.h307 OUT_PKT4(ring, reg, 1); \
Dfd6_context.c85 OUT_PKT4(ring, REG_A6XX_VFD_DECODE(0), 2 * num_elements); in fd6_vertex_state_create()
/third_party/mesa3d/src/freedreno/computerator/
Da6xx.c121 OUT_PKT4(ring, REG_A6XX_SP_MODE_CONTROL, 1); in cs_program_emit()
124 OUT_PKT4(ring, REG_A6XX_SP_PERFCTR_ENABLE, 1); in cs_program_emit()
127 OUT_PKT4(ring, REG_A6XX_SP_FLOAT_CNTL, 1); in cs_program_emit()
130 OUT_PKT4(ring, REG_A6XX_HLSQ_INVALIDATE_CMD, 1); in cs_program_emit()
139 OUT_PKT4(ring, REG_A6XX_HLSQ_CS_CNTL, 1); in cs_program_emit()
143 OUT_PKT4(ring, REG_A6XX_SP_CS_CONFIG, 2); in cs_program_emit()
150 OUT_PKT4(ring, REG_A6XX_SP_CS_CTRL_REG0, 1); in cs_program_emit()
159 OUT_PKT4(ring, REG_A6XX_SP_CS_UNKNOWN_A9B1, 1); in cs_program_emit()
163 OUT_PKT4(ring, REG_A6XX_HLSQ_CS_UNKNOWN_B9D0, 1); in cs_program_emit()
173 OUT_PKT4(ring, REG_A6XX_HLSQ_CS_CNTL_0, 2); in cs_program_emit()
[all …]
/third_party/mesa3d/src/freedreno/ds/
Dfd_pps_driver.cc604 OUT_PKT4(ring, counter->enable, 1); in configure()
609 OUT_PKT4(ring, counter->clear, 1); in configure()
612 OUT_PKT4(ring, counter->clear, 1); in configure()
616 OUT_PKT4(ring, counter->select_reg, 1); in configure()
620 OUT_PKT4(ring, counter->enable, 1); in configure()
/third_party/mesa3d/src/freedreno/perfcntrs/
Dfdperf.c269 OUT_PKT4(ring, group->group->counters[ctr].enable, 1); in select_counter()
274 OUT_PKT4(ring, group->group->counters[ctr].clear, 1); in select_counter()
277 OUT_PKT4(ring, group->group->counters[ctr].clear, 1); in select_counter()
281 OUT_PKT4(ring, group->group->counters[ctr].select_reg, 1); in select_counter()
285 OUT_PKT4(ring, group->group->counters[ctr].enable, 1); in select_counter()
/third_party/mesa3d/src/freedreno/drm/
Dfreedreno_ringbuffer.h349 OUT_PKT4(struct fd_ringbuffer *ring, uint16_t regindx, uint16_t cnt) in OUT_PKT4() function